IP Library › Granted Patent US 7,816,771
Granted Patent B2
US 7,816,771 · App. 11/826,516 · Granted Oct 19, 2010

Stacked chip package structure with leadframe having inner leads with transfer pad

Assignees: Chipmos Technologies Inc.; Chipmos Technologies (Bermuda) Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,816,771
App. No.
11/826,516
Granted
Oct 19, 2010
Kind
B2
Abstract

The present invention provides a stacked chip package structure with leadframe having inner leads with transfer pad, comprising: a leadframe composed of a plurality of inner leads arranged in rows facing each other, a plurality of outer leads, and a die pad, wherein the die pad is provided between the plurality of inner leads arranged in rows facing each other and vertically distant from the plurality of inner leads; an offset chip-stacked structure formed with a plurality of chips stacked together, the offset chip-stacked structure being set on the die pad and electrically connected to the plurality of inner leads arranged in rows facing each other; and an encapsulant covering the offset chip-stacked structure and the leadframe, the plurality of outer leads extending out of said encapsulant; the improvement of which being that the inner leads of the leadframe are coated with an insulating layer and a plurality of metal pads are selectively formed on the insulating layer.

Claims (12)

1. A chip-stacked package structure with a leadframe having inner leads, each inner lead having a plurality of transfer pads, comprising:

the leadframe, composed of a plurality of inner leads arranged in rows facing each other, a plurality of outer leads, and a die pad, wherein said die pad is provided between said plurality of inner leads arranged in rows facing each other and vertically distant from said plurality of inner leads, positions of a top surface of each of said inner leads being partially coated with an insulation layer and a plurality of metal pads being selectively formed on said insulation layer to define said respective pads;

an offset chip-stacked structure formed with a plurality of chips stacked together, said offest chip-stacked structure being set on said die pad and electrically connected to said plurality of inner leads arranged in rows facing each other;

an encapsulant partially covering said offset chip-stacked structure and said leadframe, said plurality of outer leads extending out of said encapsulant; and

at least a bus bar being provided between said plurality of inner leads arranged in rows facing each other and said die pad, said bus bar being further coated with an insulation layer and a plurality of metal pads being selectively formed on said insulation layer to define said respective pads.

2. A chip-stacked package structure with a leadframe having inner leads, each inner lead having a plurality of transfer pads, comprising:

the leadframe, composed of a plurality of inner leads arranged in rows facing each other, a plurality of outer leads, and a die pad, said die pad being provided between said plurality of inner leads arranged in rows facing each other and vertically distant from said plurality of inner leads;

a plurality of offset chip-stacked structures, being set on said die pad and electrically connected to said plurality of inner leads arranged in rows facing each other;

an encapsulant, covering said plurality of offset chip-stacked structures and said leadframe, said plurality of outer leads extending out of said encapsulant; and

at least a bus bar being provided between said plurality of inner leads arranged in rows facing each other and said die pad;

wherein positions of a top surface of each of said inner leads in said leadframe being partially coated with an insulation layer, said bus bar being further coated with an insulation layer, and a plurality of metal pads are selectively formed on said insulation layer to define said respective pads.

3. The chip-stacked package structure as set forth in claim 2 , wherein said bus bar is formed by a plurality of metal fragments.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 16, 2007
From: SHEN, GENG-SHIN; TU, WU-CHANG
To: CHIPMOS TECHNOLOGIES INC.; CHIPMOS TECHNOLOGIES (BERMUDA) LTD.
Reel/Frame 019598/0120 →
Priority Claims (1)
TW 95139576 A · Oct 26, 2006 · national
Continuity (1)
Related Publication 20080099896A1 · May 1, 2008