IP Library Granted Patent US 7,961,037
Granted Patent B2
US 7,961,037 · App. 12/659,398 · Granted Jun 14, 2011

Intermediate potential generation circuit

Assignee: Renesas Electronics Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,961,037
App. No.
12/659,398
Granted
Jun 14, 2011
Kind
B2
Abstract

Provided is an intermediate potential generation circuit with a lower power supply potential. The intermediate potential generation circuit includes: a current mirror circuit including a first transistor and a second transistor each having a source input with a power supply potential; a current source circuit including a third transistor having a drain connected to a drain of the first transistor; a grounded source amplifier circuit including a fourth transistor having a gate input with the intermediate potential, and a drain connected to a drain of the second transistor; a parallel connection circuit including a fifth transistor connected in parallel with the first transistor, and a sixth transistor connected in parallel with the second transistor; and a source follower circuit including a seventh transistor and an eighth transistor having gates that are connected in common to each other, and connected with the drains of the second transistor and the sixth transistor.

Claims (8)

1. An intermediate potential generation circuit, comprising:

a reference potential generation circuit that generates a reference potential serving as a reference for an intermediate potential;

a current mirror circuit including a first transistor and a second transistor each having a source input with a power supply potential;

a current source circuit including a third transistor having a gate input with the reference potential, a source grounded, and a drain connected to a drain of the first transistor;

a grounded source amplifier circuit including a fourth transistor having a gate input with the intermediate potential, a source grounded, and a drain connected to a drain of the second transistor;

a parallel connection circuit including a fifth transistor having a gate input with the intermediate potential, and a source and a drain respectively connected in common to a source and the drain of the first transistor, and a sixth transistor having a gate input with the intermediate potential, and a source and a drain respectively connected in common to a source and the drain of the second transistor; and

a source follower circuit including a seventh transistor and an eighth transistor having opposite carrier structures of p-type and n-type, and gates that are connected in common to each other, and connected with the drains of the second transistor and the sixth transistor.

2. An intermediate potential generation circuit according to claim 1 , wherein the current mirror circuit copies the reference potential.

Assignments (3)
CHANGE OF ADDRESS Recorded Nov 29, 2017
From: RENESAS ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 044928/0001 →
CHANGE OF NAME Recorded Oct 26, 2010
From: NEC ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 025193/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 8, 2010
From: YANO, NOBUMITSU
To: NEC ELECTRONICS CORPORATION
Reel/Frame 024096/0904 →
Priority Claims (1)
JP 2009-067755 · Mar 19, 2009 · national
Continuity (1)
Related Publication 20100237932A1 · Sep 23, 2010