IP Library Granted Patent US 8,178,901
Granted Patent B2
US 8,178,901 · App. 11/912,843 · Granted May 15, 2012

Integrated circuit assembly with passive integration substrate for power and ground line routing on top of an integrated circuit chip

Assignee: ST-Ericsson SA
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,178,901
App. No.
11/912,843
Granted
May 15, 2012
Kind
B2
Abstract

An integrated circuit assembly (ICA) comprises: a digital and/or analog integrated circuit (S 1 ) having a core with input and/or output pins and at least one power supply connection pad (PP) and one ground connection pad (GP) connected to a chosen one of the input and/or output pins and respectively connected to power supply and ground connection zones (MZ 1 ) of a printed circuit board (PCB), and a passive integration substrate (S 2 ) set on top of the digital and/or analog integrated circuit (S 1 ) and comprising i) at least first and second input zones respectively connected to the ground (GP) and power supply (PP) connection pads to be fed with input ground and supply voltages, ii) input and/or output zones connected to chosen core input and/or output pins, and Ëi) a passive integrated circuit (PIC) connected to the first and second input zones and arranged to feed the substrate input and/or output zones with chosen ground and supply voltages defined from the input ground and supply voltages.

Claims (29)

1. Integrated circuit assembly (ICA), comprising:

a digital and/or analog integrated circuit, comprising:

a core;

input and/or output pins coupled to the core;

at least one power supply connection pad and one ground connection pad connected to one of said input and/or output pins and respectively connected to a power supply connection zone and a ground connection zone of a printed circuit board (PCB);

a passive integration substrate arranged in a flipped position on said digital and/or analog integrated circuit, comprising:

first and second input zones respectively connected to said ground and power supply connection pads;

input and/or output zones connected to core input and/or output pins; and

a passive integrated circuit connected to said first and second input zones and configured to provide said substrate input and/or output zones with ground and supply voltages; and

an intermediate substrate wherein the digital and/or analog integrated circuit is arranged on an intermediate substrate, wherein the intermediate substrate comprises:

first intermediate connection zones connected to said power supply and ground connection pads and second intermediate connection zones connected to said first intermediate connection zones through vias and to said power supply and ground connection zones through conducting balls.

2. The integrated circuit assembly of claim 1 , wherein said passive integrated circuit further comprises at least one capacitor means.

3. The integrated circuit assembly of claim 2 , wherein said capacitor means are planar structures with a high dielectric constant.

4. The integrated circuit assembly of claim 2 , wherein said capacitor means comprises pores or trenches coated with a dielectric material and connected to electrodes.

5. The integrated circuit assembly of claim 1 , wherein said passive integrated circuit further comprises:

a first circuit dedicated to the definition of each chosen ground voltage;

a second circuit dedicated to the definition of each chosen supply voltage; and

a decoupling capacitor means connecting said first circuit to said second circuit in order to decouple different supply voltages.

6. The integrated circuit assembly of claim 5 , wherein said decoupling capacitor means comprises pores or trenches coated with a dielectric material and connected to electrodes.

7. The integrated circuit assembly to of claim 5 , wherein said decoupling capacitor means comprises planar structures with a high dielectric constant.

8. The integrated circuit assembly of claim 1 , wherein said passive integrated circuit further comprises at least one floating capacitor means connected between the two input and/or output zones.

9. The integrated circuit assembly of claim 8 , wherein said floating capacitor means comprises pores or trenches coated with a dielectric material and connected to electrodes.

10. The integrated circuit assembly of claim 8 , wherein said floating capacitor means comprises planar structures with a high dielectric constant.

11. The integrated circuit assembly of claim 1 , wherein said passive integration substrate comprises at least one of semi-insulating material or a semiconductor material.

12. The integrated circuit assembly of claim 11 , wherein said passive integration substrate comprises silicon.

13. The integrated circuit assembly of claim 1 , wherein said digital and/or analog integrated circuit comprises micro pads respectively connected to said chosen core input and/or output pins and to said ground and power supply connection pads; and

conducting micro-balls inserted between said digital and/or analog integrated circuit and said passive integration substrate and connecting said first and second input zones and said input and/or output zones respectively to the corresponding micro pads.

14. The integrated circuit assembly of claim 1 , wherein said printed circuit board, comprises:

first main connection zones defining at least said power supply and ground connection zones and second main connection zones connected to said first main connection zones through vias, said first main connection zones being respectively connected at least to said power supply connection pad and ground connection pad of said digital and/or analog integrated circuit through conducting balls.

Assignments (16)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 26, 2020
From: ST-ERICSSON SA, EN LIQUIDATION
To: OPTIS CIRCUIT TECHNOLOGY, LLC
Reel/Frame 052248/0262 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNOR'S DATA PREVIOUSLY RECORDED ON REEL 020028 FRAME 0215. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Mar 24, 2020
From: GAMAND, PATRICE; YANNOU, JEAN-MARC; VERJUS, FABRICE; CATHELIN, CYRILLE
To: NXP B.V.
Reel/Frame 052218/0811 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042762 FRAME 0145. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051145/0184 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042985 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051029/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051030/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051029/0387 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050745/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded May 9, 2017
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 042762/0145 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded May 9, 2017
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 042985/0001 →
PATENT RELEASE Recorded Aug 17, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 039707/0471 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12092129 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Jul 14, 2016
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039361/0212 →
SECURITY AGREEMENT SUPPLEMENT Recorded Mar 7, 2016
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 038017/0058 →
STATUS CHANGE-ENTITY IN LIQUIDATION Recorded Feb 2, 2016
From: ST-ERICSSON SA
To: ST-ERICSSON SA, EN LIQUIDATION
Reel/Frame 037739/0493 →
CHANGE OF NAME Recorded Apr 9, 2012
From: ST WIRELESS SA
To: ST-ERICSSON SA
Reel/Frame 028015/0271 →
DEED OF TRANSFER Recorded Apr 6, 2012
From: NXP B.V.
To: ST WIRELESS SA
Reel/Frame 028004/0409 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 29, 2007
From: GAMAND, PATRICE; YANNOU, JEAN-MARC
To: NXP B.V.
Reel/Frame 020028/0215 →
Priority Claims (1)
EP 05300335 · Apr 28, 2005 · regional
Continuity (1)
Related Publication 20080185614A1 · Aug 7, 2008