IP Library Granted Patent US 8,368,995
Granted Patent B2
US 8,368,995 · App. 13/076,205 · Granted Feb 5, 2013

Method and system for hybrid integration of an opto-electronic integrated circuit

Inventors: John Dallesasse (Geneva, IL); Stephen B. Krasulick (Albuquerque, NM); William Kozlovsky (Sunnyvale, CA)
Assignee: Skorpios Technologies, Inc.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,368,995
App. No.
13/076,205
Granted
Feb 5, 2013
Kind
B2
Abstract

An opto-electronic integrated circuit (OEIC) includes an SOI substrate, a set of composite optical transmitters, a set of composite optical receivers, and control electronics disposed in the substrate and electrically coupled to the set of composite optical transmitters and receivers. Each of the composite optical transmitters includes a gain medium including a compound semiconductor material and an optical modulator. Each of the composite optical receivers includes a waveguide disposed in the SOI substrate, an optical detector bonded to the SOI substrate, and a bonding region disposed between the SOI substrate and the optical detector. The bonding region includes a metal-assisted bond at a first portion of the bonding region and a direct semiconductor-semiconductor bond at a second portion of the bonding region. The OEIC also includes control electronics disposed in the SOI substrate and electrically coupled to the set of composite optical transmitters and the set of composite optical receivers.

Claims (57)

1. An opto-electronic integrated circuit comprising:

a substrate comprising a silicon material;

a set of optical transmitters, each comprising:

a gain medium coupled to the substrate, wherein the gain medium includes a compound semiconductor material;

an optical modulator optically coupled to the gain medium;

a waveguide disposed in the substrate and optically coupled to the gain medium;

a first wavelength selective element characterized by a first reflectance spectrum and disposed in the substrate;

a second wavelength selective element characterized by a second reflectance spectrum and disposed in the substrate;

an optical coupler disposed in the substrate and joining the first wavelength selective element, the second wavelength selective element, and the waveguide; and

an output mirror;

a set of optical receivers, each comprising:

a waveguide disposed in the silicon material;

an optical detector bonded to the silicon material; and

a bonding region disposed between the silicon material and the optical detector, wherein the bonding region comprises:

a metal-assisted bond at a first portion of the bonding region, wherein the metal-assisted bond includes an interface layer positioned between the silicon material and the optical detector; and

a direct semiconductor-semiconductor bond at a second portion of the bonding region; and

control electronics disposed in the substrate and electrically coupled to the set of optical transmitters and the set of optical receivers.

2. The opto-electronic integrated circuit of claim 1 further comprising a phase adjustment section optically coupled between the waveguide and the optical coupler.

3. The opto-electronic integrated circuit of claim 1 wherein the optical modulator comprises a Mach Zehnder modulator.

4. The opto-electronic integrated circuit of claim 1 wherein the silicon material comprises a silicon on insulator wafer.

5. The opto-electronic integrated circuit of claim 4 wherein the silicon on insulator wafer comprises a silicon substrate, an oxide layer disposed on the silicon substrate, and a silicon layer disposed on the oxide layer, wherein the first wavelength selective element, the second wavelength selective element, and the waveguide are disposed in the silicon layer.

6. The opto-electronic integrated circuit of claim 1 wherein:

the first wavelength selective element comprises a first index of refraction adjustment device; and

the second wavelength selective element comprises a second index of refraction adjustment device.

7. The opto-electronic integrated circuit of claim 6 wherein:

the first index of refraction adjustment device comprises a thermal device; and

the second index of refraction adjustment device comprises a thermal device.

8. The opto-electronic integrated circuit of claim 1 wherein:

the first wavelength selective element comprises a first modulated grating reflector; and

the second wavelength selective element comprises a second modulated grating reflector.

9. The opto-electronic integrated circuit of claim 8 wherein the first modulated grating reflector comprises a superstructure grating characterized by a first wavelength spacing between modes.

10. The opto-electronic integrated circuit of claim 9 wherein the second modulated grating reflector comprises a superstructure grating characterized by a second wavelength spacing between modes different than the first wavelength spacing between modes.

11. An opto-electronic integrated circuit comprising:

an SOI substrate including a silicon substrate, an oxide layer disposed on the silicon substrate, and a silicon layer disposed on the oxide layer;

a set of composite optical transmitters, each of the composite optical transmitters including:

a waveguide disposed in the silicon layer;

a gain medium optically coupled to the silicon layer, wherein the gain medium includes a compound semiconductor material;

an output mirror; and

an optical modulator optically coupled to the output mirror; and

a set of composite optical receivers, each of the composite optical receivers including:

a waveguide disposed in the silicon layer;

an optical detector bonded to the silicon layer, wherein the optical detector includes a compound semiconductor material; and

a bonding region disposed between the silicon layer and the optical detector, wherein the bonding region comprises:

a metal-assisted bond at a first portion of the bonding region, wherein the metal-assisted bond includes an interface layer positioned between the silicon layer and the optical detector; and

a direct semiconductor-semiconductor bond at a second portion of the bonding region; and

control electronics disposed in the substrate and electrically coupled to the set of composite optical transmitters and the set of composite optical receivers.

12. The opto-electronic integrated circuit of claim 11 wherein the optical detector comprises at least one of an APD detector or a PIN detector.

13. The opto-electronic integrated circuit of claim 11 wherein a thickness of the interface layer is less than 100 Å.

14. The opto-electronic integrated circuit of claim 11 further comprising a phase adjustment section optically coupled between the waveguide and the optical coupler.

15. The opto-electronic integrated circuit of claim 11 wherein the optical modulator comprises a Mach Zehnder modulator.

16. The opto-electronic integrated circuit of claim 11 wherein the interface layer comprises In x Pd y .

17. The opto-electronic integrated circuit of claim 16 wherein x=0.7 and y=0.3.

18. The opto-electronic integrated circuit of claim 11 wherein each of the composite optical transmitters include:

a first wavelength selective element optically coupled to the gain medium and including a first modulated grating reflector; and

a second wavelength selective element optically coupled to the gain medium and including a second modulated grating reflector.

19. The opto-electronic integrated circuit of claim 18 wherein the first modulated grating reflector comprises a superstructure grating characterized by a first wavelength spacing between modes.

20. The opto-electronic integrated circuit of claim 19 wherein the second modulated grating reflector comprises a superstructure grating characterized by a second wavelength spacing between modes different than the first wavelength spacing between modes.

Assignments (3)
RELEASE OF SECURITY INTEREST Recorded Nov 22, 2017
From: PACIFIC WESTERN BANK
To: SKORPIOS TECHNOLOGIES, INC.
Reel/Frame 044751/0469 →
SECURITY INTEREST Recorded Oct 23, 2017
From: SKORPIOS TECHNOLOGIES, INC.
To: PACIFIC WESTERN BANK
Reel/Frame 044272/0557 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 14, 2011
From: DALLESASSE, JOHN; KRASULICK, STEPHEN B.; KOZLOVSKY, WILLIAM
To: SKORPIOS TECHNOLOGIES, INC.
Reel/Frame 026589/0950 →
Continuity (3)
Continuation In Part 12903025 · Oct 12, 2010
Provisional Application 61251143 · Oct 13, 2009
Related Publication 20110267676A1 · Nov 3, 2011