IP Library Granted Patent US 8,436,463
Granted Patent B2
US 8,436,463 · App. 12/230,345 · Granted May 7, 2013

Packaging substrate structure with electronic component embedded therein and method for manufacture of the same

Inventor: Shih-Ping Hsu (Hsinchu, TW)
Assignee: Unimicron Technology Corp.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,436,463
App. No.
12/230,345
Granted
May 7, 2013
Kind
B2
Abstract

A packaging substrate structure with an electronic component embedded therein and a fabricating method thereof are disclosed. The packaging substrate structure comprises a core plate; a first built-up structure disposed on a surface of the core plate and comprising a first dielectric layer and a first circuit layer disposed on the first dielectric layer; a second built-up structure disposed on the first built-up structure, wherein a cavity is disposed in the second built-up structure to expose the first built-up structure; an electronic component disposed in the cavity, wherein the electronic component has an active surface having a plurality of electrode pads and an inactive surface facing the first built-up structure; and a solder mask disposed on the surfaces of the second built-up structure and the electronic component, and having a plurality of first openings to expose the electrode pads of the electronic component.

Claims (12)

1. A packaging substrate structure with an electronic component embedded therein, comprising:

a core board;

a first built-up structure disposed on at least one surface of the core board, and comprising at least one first dielectric layer, at least one first wiring layer disposed on the first dielectric layer, and a plurality of first conductive vias disposed in the first dielectric layer and electrically connecting with the first wiring layer;

a second built-up structure disposed on the surface of the first built-up structure and having a metal block penetrating through the second built-up structure, wherein the metal block has a cavity to expose the first built-up structure and the second built-up structure comprises at least one second dielectric layer, at least one second wiring layer disposed on the second dielectric layer, and a plurality of second conductive vias disposed in the second dielectric layer and electrically connecting with the second wiring layer, therewith the outmost second wiring layer having a plurality of conductive pads;

an electronic component disposed in the cavity and having an active surface and an inactive surface, wherein the active surface has a plurality of electrode pads, and the inactive surface faces the first built-up structure; and

a solder mask disposed on the surfaces of the second built-up structure and the electronic component, wherein the solder mask has a plurality of first openings to expose the electrode pads of the electronic component and further has a plurality of second openings such that the conductive pads of the second built-up structure are not covered by the solder mask.

2. The packaging substrate structure as claimed in claim 1 , wherein the first built-up structure further comprises a metal layer disposed on a surface thereof and corresponding to the cavity of the second built-up structure for attaching the inactive surface of the electronic component.

3. The packaging substrate structure as claimed in claim 1 , further comprising a plurality of solder bumps disposed on the surfaces of the conductive pads and the electrode pads.

4. The packaging substrate structure as claimed in claim 2 , further comprising an adhesive layer disposed between the inactive surface of the electronic component and the surface of the metal layer.

5. The packaging substrate structure as claimed in claim 1 , further comprising an adhesive material filling a gap between the cavity and the electronic component to fix the electronic component.

6. The packaging substrate structure as claimed in claim 1 , wherein the width of the cavity increases inside out.

7. The packaging substrate structure as claimed in claim 1 , further comprising an adhesive layer disposed between the inactive surface of the electronic component and the surface of the first dielectric layer.

Assignments (2)
MERGER Recorded Mar 28, 2013
From: PHOENIX PRECISION TECHNOLOGY CORPORATION
To: UNIMICRON TECHNOLOGY CORP.
Reel/Frame 030105/0322 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 25, 2008
From: HSU, SHIH-PING
To: PHOENIX PRECISION TECHNOLOGY CORPORATION
Reel/Frame 021516/0668 →
Priority Claims (1)
TW 96131901 A · Aug 28, 2007 · national
Continuity (1)
Related Publication 20090057873A1 · Mar 5, 2009