IP Library › Granted Patent US 8,513,722
Granted Patent B2
US 8,513,722 · App. 12/715,843 · Granted Aug 20, 2013

Floating body cell structures, devices including same, and methods for forming same

Inventors: Sanh D. Tang (Boise, ID); John K. Zahurak (Eagle, ID); Werner Juengling (Boise, ID)
Assignee: Micron Technology, Inc.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,513,722
App. No.
12/715,843
Granted
Aug 20, 2013
Kind
B2
Abstract

Floating body cell structures including an array of floating body cells disposed on a back gate and source regions and drain regions of the floating body cells spaced apart from the back gate. The floating body cells may each include a volume of semiconductive material having a channel region extending between pillars, which may be separated by a void, such as a U-shaped trench. The floating body cells of the array may be electrically coupled to another gate, which may be disposed on sidewalls of the volume of semiconductive material or within the void therein. Methods of forming the floating body cell devices are also disclosed.

Claims (82)

1. A floating body cell structure, comprising:

a back gate comprising a conductive metal compound;

at least one floating body comprising a semiconductive material and extending from the back gate to a source region and a drain region; and

another gate associated with the at least one floating body.

2. The floating body cell structure of claim 1 , wherein the source region and the drain region are spaced apart from the back gate by the at least one floating body.

3. The floating body cell structure of claim 1 , wherein the at least one floating body comprises a void in the semiconductive material, each of the source region and the drain region disposed on opposite sides of the void.

4. The floating body cell structure of claim 3 , wherein the another gate is disposed within the void in the at least one floating body.

5. The floating body cell structure of claim 1 , wherein the another gate is disposed on at least one surface of the at least one floating body to form a triple-gate floating body cell structure.

6. The floating body cell structure of claim 1 , wherein the at least one floating body comprises a plurality of floating bodies disposed on a single back gate in an array.

7. The floating body cell structure of claim 1 , further comprising a common source line electrically coupling the source region of the at least one floating body cell to a source region of at least another floating body and a bit line electrically coupling the drain region of the at least one floating body cell to a drain region of the at least another floating body.

8. The floating body cell structure of claim 1 comprising a dielectric between the conductive metal compound and the floating body.

9. The floating body cell structure of claim 8 comprising metal between the dielectric and the floating body.

10. The floating body cell structure of claim 9 comprising a doped region between the metal and the floating body.

11. A floating body cell structure, comprising:

a back gate, the back gate comprising a local back gate comprising sidewalls continuous and aligned with sidewalls of the at least one floating body;

at least one floating body comprising a semiconductive material and extending from the back gate to a source region and a drain region; and

another gate associated with the at least one floating body.

12. The floating body cell structure of claim 11 wherein the another gate has sidewalls, the continuous and aligned sidewalls of the local back gate and at least one floating body being parallel the another gate sidewalls.

13. The floating body cell structure of claim 11 wherein the another gate has sidewalls, the continuous and aligned sidewalls of the local back gate and at least one floating body being perpendicular the another gate sidewalls.

14. A floating body cell structure, comprising:

a back gate;

at least one floating body comprising a semiconductive material and extending from the back gate to a source region and a drain region;

another gate associated with the at least one floating body; and

a bit line operably coupled to a bias voltage for independently biasing the back gate.

15. A floating body cell device, comprising:

a back gate comprising a conductive metal compound;

a plurality of floating bodies, each comprising a semiconductive material and extending from the back gate to a source region and a drain region;

another gate associated with the plurality of floating bodies and operably coupled to a voltage source; and

a common source line electrically coupling the source regions of the plurality of floating bodies and a bit line electrically coupling the drain regions of the plurality of floating bodies.

16. The floating body cell device of claim 15 , further comprising at least one of a dynamic random access memory, a zero capacitor random access memory, and an embedded dynamic random access memory integrated therewith.

17. The floating body cell device of claim 15 , wherein the plurality of floating bodies are aligned in a first direction to form a plurality of rows and a second direction substantially perpendicular to the first direction to form a plurality of columns.

18. A floating body cell device, comprising:

a plurality of floating bodies aligned in a first direction to form a plurality of rows and aligned in a second direction substantially perpendicular to the first direction to form a plurality of columns, each floating body comprising:

a volume of semiconductive material having pillars extending from a base portion thereof and separated by a u-shaped trench, an upper portion of each of the pillars comprising a doped region;

at least one back gate comprising a conductive metal compound associated with the plurality of the floating bodies; and

at least another gate associated with the plurality of floating bodies and operably coupled to a voltage source.

19. The floating body cell device of claim 18 , wherein the at least another gate comprises a conductive material disposed on each of the plurality of floating bodies.

20. The floating body cell device of claim 19 , wherein the conductive material extends in the first direction, electrically coupling the plurality of floating bodies in at least one of the plurality of rows.

21. The floating body cell device of claim 18 , wherein the at least another gate comprises a conductive material disposed within the u-shaped trench.

22. The floating body cell device of claim 21 , wherein the conductive material extends in the second direction, electrically coupling the plurality of floating bodies in at least one of the plurality of columns.

23. The floating body cell device of claim 18 , wherein the at least one back gate is configured to be biased independent of the at least another gate.

24. A floating body cell device, comprising:

a plurality of floating bodies aligned in a first direction to form a plurality of rows and aligned in a second direction substantially perpendicular to the first direction to form a plurality of columns, each floating body comprising:

a volume of semiconductive material having pillars extending from a base portion thereof and separated by a u-shaped trench, an upper portion of each of the pillars comprising a doped region;

at least one back gate associated with the plurality of the floating bodies, the at least one back gate comprising a conductive material disposed over an amorphous silicon material on an electrically insulative material; and

at least another gate associated with the plurality of floating bodies and operably coupled to a voltage source.

25. A floating body cell device, comprising:

a plurality of floating bodies aligned in a first direction to form a plurality of rows and aligned in a second direction substantially perpendicular to the first direction to form a plurality of columns, each floating body comprising:

a volume of semiconductive material having pillars extending from a base portion thereof and separated by a u-shaped trench, an upper portion of each of the pillars comprising a doped region;

at least one back gate associated with the plurality of the floating bodies;

at least another gate associated with the plurality of floating bodies and operably coupled to a voltage source; and

the floating body cell being vertically stacked with at least one other logic device.

26. A system, comprising:

at least one memory device; and

at least one floating body cell device operably coupled to the at least one memory device and comprising:

an array of floating bodies, each floating body of the array comprising a volume of semiconductive material having pillars extending from a base portion thereof and separated by a u-shaped trench, an upper portion of each of the pillars comprising a doped region;

at least one back gate comprising a conductive metal compound associated with the array of floating bodies; and

at least another gate associated with the array of floating bodies and operably coupled to a voltage source.

27. The system of claim 26 , wherein the system comprises at least one of a central processing unit and a system-on-a-chip.

28. The system of claim 26 , wherein the at least one memory device comprises at least one of a dynamic random access memory, a zero capacitor random access memory, and an embedded dynamic random access memory.

29. The system of claim 26 , wherein the at least one memory device and the at least one floating body cell device are superposed with one another.

30. The system of claim 26 , wherein the array of floating bodies includes a plurality of floating bodies aligned in a first direction and aligned in a second direction substantially perpendicular the first direction.

31. A floating body cell structure, comprising:

a dielectric;

amorphous silicon over and contacting the dielectric;

a back gate over and contacting the amorphous silicon;

at least one floating body comprising a semiconductive material and extending from the back gate to a source region and a drain region; and

another gate associated with the at least one floating body.

32. The floating body cell structure of claim 31 comprising a dielectric between the conductive metal compound and the floating body.

33. The floating body cell structure of claim 31 comprising metal between the dielectric and the floating body.

34. The floating body cell structure of claim 33 comprising a doped region between the metal and the floating body.

35. A floating body cell structure, comprising:

a back gate;

at least one floating body comprising a semiconductive material and extending from the back gate to a source region and a drain region;

a dielectric between the back gate and the floating body;

metal between the dielectric and the floating body; and

another gate associated with the at least one floating body.

36. The floating body cell structure of claim 35 comprising a doped region between the metal and the floating body.

37. A floating body cell structure, comprising:

a back gate;

at least one floating body comprising a semiconductive material and extending from the back gate to a source region and a drain region; and

another gate associated with the at least one floating body, the another gate being disposed on at least one surface of the at least one floating body to form a triple-gate floating body cell structure.

Assignments (8)
RELEASE OF SECURITY INTEREST Recorded Nov 12, 2019
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
Reel/Frame 051028/0001 →
RELEASE OF SECURITY INTEREST Recorded Oct 9, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050937/0001 →
RELEASE OF SECURITY INTEREST Recorded Aug 23, 2018
From: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 047243/0001 →
SECURITY INTEREST Recorded Jul 13, 2018
From: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 047540/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Jun 8, 2017
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 043079/0001 →
PATENT SECURITY AGREEMENT Recorded Jun 2, 2016
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 038954/0001 →
SECURITY INTEREST Recorded May 12, 2016
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 038669/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 2, 2010
From: TANG, SANH D.; ZAHURAK, JOHN K.; JUENGLING, WERNER
To: MICRON TECHNOLOGY, INC.
Reel/Frame 024014/0864 →
Continuity (1)
Related Publication 20110215408A1 · Sep 8, 2011