Memory with output control
An apparatus, system, and method for controlling data transfer to an output port of a serial data link interface in a semiconductor memory is disclosed. In one example, a flash memory device may have multiple serial data links, multiple memory banks and control input ports that enable the memory device to transfer the serial data to a serial data output port of the memory device. In another example, a flash memory device may have a single serial data link, a single memory bank, a serial data input port, a control input port for receiving output enable signals. The flash memory devices may be cascaded in a daisy-chain configuration using echo signal lines to serially communicate between memory devices.
1. A system comprising:
a memory device including:
non-volatile memory;
a clock input configured to receive a clock signal;
a common command and data input configured to receive input data and command data at different times;
a first control input configured to receive a first of two control signals;
a second control input configured to receive a second of the two control signals;
core circuitry configured to execute an operation on the non-volatile memory corresponding to the command data; and
latch circuitry configured to:
latch the command data while the first of the two control signals is held at an active logic level for at least a duration of time that the command data is received at the common command and data input, and
latch the input data in synchronization with both rising and falling edges of the clock signal; and
a memory controller communicatively coupled to the memory device, and the memory controller being configured to source the input data to the memory device.
2. The system as claimed in claim 1 wherein only the first of the two control signals is held at the active logic level for at least the duration of time that the command data is received at the common command and data input.
3. The system as claimed in claim 1 wherein the first of the two control signals is an input port enable signal.
4. The system as claimed in claim 1 wherein the second of the two control signals is an output port enable signal.
5. The system as claimed in claim 1 wherein the operation is an erase operation.
6. The system as claimed in claim 1 wherein the operation is a program operation.
7. The system as claimed in claim 1 wherein the common command and data input is a serial input.
8. The system as claimed in claim 1 wherein the non-volatile memory is flash memory.
9. The system as claimed in claim 8 wherein the flash memory is NAND flash memory.
10. The system as claimed in claim 1 wherein a transitioning of the first of the two control signals from an inactive state to the active state indicates a beginning of the command data being received at the common command and data input.
11. The system as claimed in claim 1 further comprising at least one additional memory device.
12. The system as claimed in claim 11 wherein the memory device and the at least one additional memory device form a plurality of serially connected memory devices.
13. A method carried out in a memory system that includes
a memory controller and a memory device, the memory device having non-volatile memory,
a clock input and a common command and data input, and the method comprising: sourcing input data to the memory device;
receiving a clock signal at the clock input;
receiving, at the common command and data input and at different times, the input data and command data;
receiving a first of two control signals;
receiving a second of the two control signals;
latching the command data while the first of the two control signals is held at an active logic level for at least a duration of time that the command data is received at the common command and data input;
latching the input data in synchronization with both rising and falling edges of the clock signal; and
executing an operation on the non-volatile memory corresponding to the command data.
14. The method as claimed in claim 13 wherein only the first of the two control signals is held at the active logic level for at least the duration of time that the command data is received at the common command and data input.
15. The method as claimed in claim 13 wherein the first of the two control signals is an input port enable signal.
16. The method as claimed in claim 13 wherein the second of the two control signals is an output port enable signal.
17. The method as claimed in claim 13 wherein the operation is an erase operation.
18. The method as claimed in claim 13 wherein the operation is a program operation.
19. The method as claimed in claim 13 wherein the common command and data input is a serial input.
20. The method as claimed in claim 13 wherein the non-volatile memory is flash memory.
21. The method as claimed in claim 20 wherein the flash memory is NAND flash memory.
22. The method as claimed in claim 13 wherein a transitioning of the first of the two control signals from an inactive state to the active state indicates a beginning of the command data being received at the common command and data input.