IP Library Granted Patent US 8,680,840
Granted Patent B2
US 8,680,840 · App. 12/703,842 · Granted Mar 25, 2014

Circuits and methods of producing a reference current or voltage

Inventors: Radu H. Iacob (Santa Clara, CA); Marian Badila (San Jose, CA)
Assignee: Semiconductor Components Industries, LLC
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,680,840
App. No.
12/703,842
Granted
Mar 25, 2014
Kind
B2
Abstract

A reference circuit includes a first transistor having a first current electrode, a control electrode, and a second current electrode coupled to a power supply terminal. The reference circuit further includes a resistive element including a first terminal coupled to the control electrode of the first transistor and a second terminal coupled to the first current electrode. Additionally, the reference circuit includes a second transistor including a first current electrode coupled to the second terminal of the resistive element, a control electrode coupled to the second terminal, and a second current electrode coupled to the power supply terminal. The second transistor is configured to produce an output signal related to a voltage at the control electrode of the first transistor.

Claims (32)

1. A circuit comprising: a first transistor including a first current electrode, a control electrode, and a second current electrode coupled to a power supply terminal; a resistive element including a first terminal directly coupled to the control electrode of the first transistor, and a second terminal directly coupled to the first current electrode of the first transistor; a second transistor including a first current electrode directly coupled to the second terminal of the resistive element, a control electrode directly coupled to the second terminal of the resistive element, and a second current electrode coupled to the power supply terminal, the second transistor configured to produce an output signal related to a voltage at the control electrode of the first transistor; and a third transistor including a first current electrode to carry a current related to the output signal, a control electrode coupled to the control electrode of the second transistor, and a second current electrode coupled to the power supply terminal, wherein the first transistor, the second transistor, and the third transistor comprise floating gate transistors.

2. The circuit of claim 1 , further comprising:

a programming circuit including a high voltage controller configured to selectively program a threshold voltage of each of the first transistor, the second transistor, and the third transistor.

3. The circuit of claim 1 , wherein a current ratio of the second transistor to the third transistor is a one to two ratio.

4. The circuit of claim 1 , further comprising:

a first current mirror comprising a first terminal coupled to the first terminal of the third transistor and a second terminal coupled to the first terminal of the resistive element.

5. The circuit of claim 4 , further comprising:

a second resistive element comprising a first terminal coupled to the second terminal of the first current mirror and a second terminal coupled to the first terminal of the resistive element.

6. The circuit of claim 4 , wherein the first terminal of the first current mirror carries a first mirror current and the second terminal of the first current mirror carries a second mirror current; and

wherein a ratio of the first mirror current to the second mirror current is a one to two ratio.

7. The circuit of claim 4 , further comprising:

a second current mirror comprising a first terminal coupled to the first current electrode of the third transistor and configured to generate on a second terminal a reference current related to the current through the third transistor; and

a second resistive element comprising a first terminal coupled to the second terminal of the second current mirror to generate a reference voltage and a second terminal coupled to the power supply.

8. The circuit of claim 4 , further comprising:

a feedback circuit including a first current electrode coupled to the first terminal of the first current mirror, a control electrode coupled to the first terminal of the resistive element, and a second current electrode coupled to the first current electrode of the third transistor.

9. The circuit of claim 4 , further comprising:

a feedback circuit including a first terminal coupled to the second terminal of the first current mirror, a second terminal coupled to the first terminal of the resistive element, a third terminal coupled to the first terminal of the first current mirror, and a fourth terminal coupled to the first current electrode of the third transistor.

10. The circuit of claim 1 , further comprising: a fourth transistor including a first current electrode coupled to the second power supply terminal, a control electrode for receiving the bias voltage, and a second current electrode coupled to the first current electrode of the second transistor.

11. The circuit of claim 1 , wherein a current ratio of the first transistor to the second transistor comprises a 1:m ratio.

12. The circuit of claim 1 , wherein the resistive element comprises a resistive network having a resistance that is configurable by means of electronic switches controlled by logic signals.

13. A circuit comprising: a first transistor of a first conductivity type and including a first current electrode coupled to a power supply terminal, a control electrode coupled to the power supply terminal, and a second current electrode; a second transistor of a second conductivity type opposite the first conductivity type, the second transistor including a first current electrode to carry an output current, a control electrode coupled to the second current electrode of the first transistor, and a second current electrode; a resistive element including a first terminal coupled to the second current electrode of the second transistor and a second terminal directly coupled to the power supply terminal; a current source including an output terminal for providing a first current characterized as being proportional to absolute temperature; a second resistive element including a first terminal coupled to the output terminal of the current source, and a second terminal coupled to the second current electrode of the first transistor; a third transistor having a first current electrode, a control electrode coupled to the first terminal of the second resistive element, and a second current electrode coupled to the first current electrode of the second transistor; and a current mirror having an input terminal coupled to the first current electrode of the third transistor, and an output terminal for providing a reference signal.

14. A method of providing a reference current, the method comprising: providing a first current to a first current electrode of a first transistor, the first transistor including a control terminal coupled to the first current electrode of the first transistor through a resistive element, and a second current electrode coupled to a power supply terminal, wherein the first transistor comprises a floating-gate transistor; providing a second current related to the first current to a first current electrode of a second transistor, the second transistor including a control electrode coupled to the first current electrode of the second transistor, and a second current electrode coupled to the power supply terminal, wherein the second transistor comprises a floating-gate transistor; and providing a reference current related to the second current to an output in response to a voltage at the control electrode of the second transistor, wherein the providing comprises generating an output signal based on the second current using a third transistor, the third transistor comprising a floating-gate transistor.

15. The method of claim 14 , wherein providing the reference current further comprises: mirroring the output signal to produce the reference current using a current mirror coupled to the third transistor.

16. The method of claim 14 , wherein providing the first current comprises:

providing the first current to the first current electrode of the first transistor through a first output terminal of a current mirror.

17. The method of claim 16 , wherein providing the second current comprises:

providing the second current to the first current electrode of the second transistor through a second output terminal of the current mirror.

18. The method of claim 14 , further comprising:

selectively programming a threshold voltage of each of the first and second transistors using a programming circuit.

19. The method of claim 14 , further comprising:

selectively controlling a plurality of switches to alter a number of elemental resistive elements coupled between the control electrode and the first current electrode of the first transistor.

20. The method of claim 19 , wherein selectively controlling the plurality of switches comprises non-volatile programming of a sequence of digital control signals.

Assignments (4)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064070/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Aug 25, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 039853/0001 →
SECURITY INTEREST Recorded Apr 15, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH
Reel/Frame 038620/0087 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 11, 2010
From: IACOB, RADU H.; BADILA, MARIAN
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 023924/0120 →
Continuity (1)
Related Publication 20110193544A1 · Aug 11, 2011