IP Library Granted Patent US 8,823,017
Granted Patent B2
US 8,823,017 · App. 13/579,482 · Granted Sep 2, 2014

Semiconductor device and method of manufacturing the same

Inventor: Hideto Tamaso (Osaka, JP)
Assignee: Sumitomo Electric Industries, Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,823,017
App. No.
13/579,482
Granted
Sep 2, 2014
Kind
B2
Abstract

An electrode layer lies on a silicon carbide substrate in contact therewith and has Ni atoms and Si atoms. The number of Ni atoms is not less than 67% of the total number of Ni atoms and Si atoms. A side of the electrode layer at least in contact with the silicon carbide substrate contains a compound of Si and Ni. On a surface side of the electrode layer, C atom concentration is lower than Ni atom concentration. Thus, improvement in electrical conductivity of the electrode layer and suppression of precipitation of C atoms at the surface of the electrode layer can both be achieved.

Claims (28)

1. A semiconductor device, comprising:

a silicon carbide substrate; and

an electrode layer lying on said silicon carbide substrate in contact therewith and having Ni atoms and Si atoms,

the number of said Ni atoms being not less than 67% of total number of said Ni atoms and said Si atoms at an interface of said electrode layer and said silicon carbide substrate,

at least a side of said electrode layer in contact with said silicon carbide substrate containing a compound of Si and Ni, and

on a surface side of said electrode layer, C atom concentration being lower than Ni atom concentration.

2. The semiconductor device according to claim 1 , wherein

on the surface side of said electrode layer, C atom concentration is lower than 3%.

3. The semiconductor device according to claim 1 , further comprising a metal pad layer in contact with the surface side of said electrode layer.

4. The semiconductor device according to claim 3 , wherein

said metal pad layer includes an Al layer.

5. The semiconductor device according to claim 3 , wherein

said metal pad layer includes an adhesive layer formed on said electrode layer and a main body layer formed on said adhesive layer, and said adhesive layer is composed of any of Ti, TiW, and TiN.

6. The semiconductor device according to claim 1 , wherein

Si atom concentration on the surface side of said electrode layer is lower than 30%.

7. A method of manufacturing a semiconductor device, comprising the steps of:

preparing a silicon carbide substrate;

forming a material layer lying on said silicon carbide substrate in contact therewith and having Ni atoms and Si atoms, the number of said Ni atoms being not less than 67% of total number of said Ni atoms and said Si atoms at an interface of said material layer and said silicon carbide substrate; and

forming an electrode layer by annealing said material layer with laser beams, at least a side of said electrode layer in contact with said silicon carbide substrate containing a compound of Si and Ni.

8. The method of manufacturing a semiconductor device according to claim 7 , further comprising the step of forming a metal pad layer on said electrode layer.

9. The method of manufacturing a semiconductor device according to claim 8 , wherein

said metal pad layer includes an Al layer.

10. The method of manufacturing a semiconductor device according to claim 8 , wherein

said step of forming a metal pad layer includes the steps of forming an adhesive layer on said electrode layer and forming a main body layer on said adhesive layer, and said adhesive layer is composed of any of Ti, TiW, and TiN.

11. The method of manufacturing a semiconductor device according to claim 7 , wherein

said step of forming a material layer includes the step of forming a mixed layer of Si and Ni.

12. The method of manufacturing a semiconductor device according to claim 7 , wherein

said step of forming a material layer includes the step of stacking an Si layer and an Ni layer.

Assignments (2)
NUNC PRO TUNC ASSIGNMENT Recorded Jul 1, 2026
From: SUMITOMO ELECTRIC INDUSTRIES, LTD.
To: MITSUMI ELECTRIC CO., LTD.
Reel/Frame 075871/0320 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 16, 2012
From: TAMASO, HIDETO
To: SUMITOMO ELECTRIC INDUSTRIES, LTD.
Reel/Frame 028799/0499 →
Priority Claims (1)
JP 2010-245149 · Nov 1, 2010 · national
Continuity (1)
Related Publication 20120319135A1 · Dec 20, 2012