IP Library › Granted Patent US 8,952,418
Granted Patent B2
US 8,952,418 · App. 13/037,642 · Granted Feb 10, 2015

Gated bipolar junction transistors

Inventors: Rajesh N. Gupta (Alviso, CA); Farid Nemati (Redwood City, CA); Scott T. Robins (San Jose, CA)
Assignee: Micron Technology, Inc.
H01L29/73H01L27/1024H01L29/735H01L27/1023H01L27/1026H01L27/10802H01L29/7841
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,952,418
App. No.
13/037,642
Granted
Feb 10, 2015
Kind
B2
Abstract

Some embodiments include gated bipolar junction transistors. The transistors may include a base region between a collector region and an emitter region; with a B-C junction being at an interface of the base region and the collector region, and with a B-E junction being at an interface of the base region and the emitter region. The transistors may include material having a bandgap of at least 1.2 eV within one or more of the base, emitter and collector regions. The gated transistors may include a gate along the base region and spaced from the base region by dielectric material, with the gate not overlapping either the B-C junction or the B-E junction. Some embodiments include memory arrays containing gated bipolar junction transistors. Some embodiments include methods of forming gated bipolar junction transistors.

Claims (39)

1. A semiconductor construction, comprising:

a gated bipolar junction transistor which includes:

a base region between a collector region and an emitter region;

a B-C junction at an interface of the base region and the collector region;

a B-E junction at an interface of the base region and the emitter region;

at least part of at least one of the base region, the collector region and the emitter region comprising at least one wide bandgap material, said at least one wide bandgap material having a bandgap of at least 1.2 eV; and

a gate along the base region and spaced from the base region by dielectric material; the gate not overlapping either the B-C junction or the B-E junction.

2. The semiconductor construction of claim 1 , wherein the base region comprises a first dopant type, and wherein each of the emitter region and the collector region comprises a second dopant type which is opposite to the first dopant type.

3. The semiconductor construction of claim 1 , wherein the base region, the emitter region and the collector region all comprise a common dopant type as one another, and wherein the base region is less heavily doped than either of the emitter region and the collector region.

4. The semiconductor construction of claim 1 , further comprising:

a mode of operation in which there is a B-E depletion region that extends across the B-E junction, and in which there is a B-C depletion region that extends across the B-C junction; and

the gate not overlapping either of the B-E depletion region and the B-C depletion region.

5. The semiconductor of claim 4 , wherein the B-E depletion region and the B-C depletion region are entirely contained within the at least one of wide bandgap material having the bandgap of at least 1.2 eV.

6. The semiconductor construction of claim 5 , wherein the wide bandgap material of the B-E depletion region and the wide bandgap material of the B-C depletion region are the same.

7. The semiconductor construction of claim 5 , wherein the wide bandgap material of the B-E depletion region is different from the wide bandgap material of the B-C depletion region.

8. The semiconductor construction of claim 5 , wherein the wide bandgap material having the bandgap of at least 1.2 eV extends entirely across the base region.

9. The semiconductor construction of claim 1 , wherein the wide bandgap material having the bandgap of at least 1.2 eV comprises silicon and carbon.

10. The semiconductor construction of claim 1 , wherein the base region, the emitter region and the collector region are entirely comprised by the at least one wide bandgap material having the bandgap of at least 1.2 eV.

11. The semiconductor construction of claim 10 , wherein the wide bandgap material of the emitter region and the wide bandgap material of the base region are the same, wherein the wide bandgap material having the bandgap of at least 1.2 eV.

12. The semiconductor construction of claim 10 , wherein the wide bandgap material of the emitter region is different from the wide bandgap material of the base region, wherein the wide bandgap material of each of the emitter region and the base region having the bandgap of at least 1.2 eV.

13. The semiconductor construction of claim 10 , wherein the wide bandgap material of the collector region and the wide bandgap material of are the same, wherein the wide bandgap material having the bandgap of at least 1.2 eV.

14. The semiconductor construction of claim 10 , wherein the wide bandgap material of the collector region is different from the wide bandgap material of the base region, wherein the wide bandgap material of each of the collector region and the base region having the bandgap of at least 1.2 eV.

15. The semiconductor construction of claim 10 , wherein the wide bandgap material of the base region, the wide bandgap material of emitter region and the wide bandgap material of collector region are the same, wherein the wide bandgap material having the bandgap of at least 1.2 eV.

16. The semiconductor construction of claim 1 , further comprising:

one of the emitter region and the collector region being coupled with a bitline and being a first region, and the other one of the emitter region and the collector region being coupled with a node and being a second region; and

wherein the wide bandgap material having the bandgap of at least 1.2 eV extends entirely across the first region.

17. The semiconductor construction of claim 16 , wherein the wide bandgap material having the bandgap of at least 1.2 eV also extends entirely across the second region.

18. A semiconductor construction, comprising:

a gated bipolar junction transistor which includes:

a base region between a collector region and an emitter region;

a B-C junction at an interface of the base region and the collector region;

a B-E junction at an interface of the base region and the emitter region;

at least part of at least one of the base region, the collector region and the emitter region comprising a wide bandgap material, said wide bandgap material having a bandgap of at least 2.3 eV;

a gate along the base region and spaced from the base region by a dielectric material; and

the gate being only coupled with the base region in operation such that any gate induced leakage is less than the combination of base/emitter junction leakage and base/collector junction leakage.

19. The semiconductor construction of claim 18 , wherein the B-C junction is within the wide bandgap material having the bandgap of at least about 2.3 eV.

20. The semiconductor construction of claim 18 , wherein the B-E junction is within the wide bandgap material having the bandgap of at least about 2.3 eV.

21. The semiconductor construction of claim 18 , wherein the wide bandgap material of the B-C junction and the wide bandgap material of the B-E junction are the same, wherein the wide bandgap material having the bandgap of at least about 2.3 eV.

22. The semiconductor construction of claim 18 , wherein the wide bandgap material having the bandgap of at least about 2.3 eV comprises silicon and carbon.

Assignments (8)
RELEASE OF SECURITY INTEREST Recorded Nov 12, 2019
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
Reel/Frame 051028/0001 →
RELEASE OF SECURITY INTEREST Recorded Oct 9, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050937/0001 →
RELEASE OF SECURITY INTEREST Recorded Aug 23, 2018
From: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 047243/0001 →
SECURITY INTEREST Recorded Jul 13, 2018
From: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 047540/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Jun 8, 2017
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 043079/0001 →
PATENT SECURITY AGREEMENT Recorded Jun 2, 2016
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 038954/0001 →
SECURITY INTEREST Recorded May 12, 2016
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 038669/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 1, 2011
From: GUPTA, RAJESH N.; NEMATI, FARID; ROBINS, SCOTT T.
To: MICRON TECHNOLOGY, INC
Reel/Frame 025879/0284 →
Continuity (1)
Related Publication 20120223369A1 · Sep 6, 2012