IP Library › Granted Patent US 8,969,217
Granted Patent B2
US 8,969,217 · App. 13/948,043 · Granted Mar 3, 2015

Methods of treating semiconductor substrates, methods of forming openings during semiconductor fabrication, and methods of removing particles from over semiconductor substrates

Inventors: Janos Fucsko (Hatfield, PA); Niraj B. Rana (Boise, ID); Sandra Tagg (Boise, ID); Robert J. Hanson (Boise, ID); Gundu M. Sabde (Woodbury, MN); Donald L. Yates (Meridian, ID); Patrick M. Flynn (Boise, ID); Prashant Raghu (Boise, ID); Kyle Grant (St. George, UT)
Assignee: Micron Technology, Inc.
H01L21/30604H01L21/02052H01L21/31111
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,969,217
App. No.
13/948,043
Granted
Mar 3, 2015
Kind
B2
Abstract

Some embodiments include methods of treating semiconductor substrates. The substrates may be exposed to one or more conditions that vary continuously. The conditions may include temperature gradients, concentration gradients of one or more compositions that quench etchant, pH gradients to assist in removing particles, and/or concentration gradients of one or more compositions that assist in removing particles. The continuously varying conditions may be imparted by placing the semiconductor substrates in a bath of flowing rinsing solution, with the bath having at least two feed lines that provide the rinsing solution therein. One of the feed lines may be at a first condition, and the other may be at a second condition that is different from the first condition. The relative amount of rinsing solution provided to the bath by each feed line may be varied to continuously vary the condition within the bath.

Claims (22)

1. A method of treating a semiconductor substrate comprising exposing the substrate to a composition to quench an etch process and remove particles, wherein said exposure to the composition comprises exposure to a continuously varying concentration gradient of the composition for a duration of at least three seconds; the continuously varying concentration gradient including repetitive iterations of increasing concentration from a low concentration to a high concentration and of decreasing concentration from the high concentration to the low concentration; the low and high concentrations differing from one another by at least a factor of ten.

2. The method of claim 1 wherein the composition includes one or more inorganic acids.

3. The method of claim 1 wherein the composition includes one or more organic acids.

4. The method of claim 1 wherein the composition includes one or more inorganic bases.

5. The method of claim 1 wherein the composition includes one or more organic bases.

6. A method of treating a semiconductor substrate, comprising:

providing a semiconductor substrate having an electrically insulative material thereon;

etching the electrically insulative material; and

substantially ceasing the etching and removing particles from the substrate by rinsing the substrate with a solution comprising a continuously varying concentration of passivating material; the continuously varying concentration including repetitive iterations of increasing the concentration of the passivating material from a low concentration to a high concentration and of decreasing the concentration of the passivating material from the high concentration to the low concentration; the low and high concentrations differing from one another by at least a factor of ten.

7. The method of claim 6 wherein the passivating material is hydrogen chloride.

8. The method of claim 6 wherein the passivating material comprises a base.

9. The method of claim 6 wherein the passivating material comprises an acid.

10. The method of claim 6 wherein the electrically insulative material is selected from the group consisting of borophophosilicate glass, silicon dioxide and silicon nitride.

11. A method of forming openings during semiconductor fabrication, comprising:

forming a patterned mask over a material, the mask having one or more openings extending therethrough;

extending the one or more openings into the material by etching the material with an etchant; and

substantially ceasing the etching by rinsing the substrate with a solution comprising a continuously varying concentration of passivating material and varying the temperature from a low temperature to a higher temperature and back to the low temperature; the continuously varying concentration including repetitive iterations of increasing the concentration of the passivating material from a low concentration to a high concentration and of decreasing the concentration of the passivating material from the high concentration to the low concentration; the low and high concentrations differing from one another by at least a factor of ten.

12. The method of claim 11 wherein the passivating material comprises hydrogen chloride.

13. The method of claim 11 wherein the passivating material comprises an acid or a base.

14. The method of claim 11 wherein the etchant is selected from the group consisting of piranha solution and QE2 solution.

15. The method of claim 11 further comprising ceasing temperature variance and exposing the substrate to static temperature conditions.

16. The method of claim 1 further comprising ceasing variance of concentration of the composition and exposing the substrate to static concentration of the composition.

Assignments (7)
RELEASE OF SECURITY INTEREST Recorded Nov 12, 2019
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
Reel/Frame 051028/0001 →
RELEASE OF SECURITY INTEREST Recorded Oct 9, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050937/0001 →
RELEASE OF SECURITY INTEREST Recorded Aug 23, 2018
From: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 047243/0001 →
SECURITY INTEREST Recorded Jul 13, 2018
From: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 047540/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Jun 8, 2017
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 043079/0001 →
PATENT SECURITY AGREEMENT Recorded Jun 2, 2016
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 038954/0001 →
SECURITY INTEREST Recorded May 12, 2016
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 038669/0001 →
Continuity (2)
Continuation 12136661 · Jun 10, 2008
Related Publication 20130302995A1 · Nov 14, 2013