Circuitry selectively coupling scan circuitry to test data out lead
An integrated circuit has controller circuitry having inputs coupled to a test clock lead and to a test mode select lead, and having state outputs indicating states that include a register clock state, a register capture state, and a register update state. Register circuitry has an input coupled to a test data in lead, control inputs coupled to the state outputs of the controller circuitry, and a control output. Connection circuitry has a control input connected to the control output of the register circuitry and selectively couples one of a first serial data output of first scan circuitry and a second serial data output of second scan circuitry to a test data out lead.
1. An integrated circuit comprising:
A. a test data in lead, a test data out lead, a test clock lead, and a test mode select lead;
B. logic circuitry having stimulus data inputs and response data outputs;
C. first scan circuitry coupled to the logic circuitry stimulus data inputs and response data outputs and to the test data in lead, and having a first serial data output;
D. second scan circuitry coupled to the logic circuitry stimulus data inputs and response data outputs and to the test data in lead, and having a second serial data output;
E. controller circuitry having inputs coupled to the test clock lead and to the test mode select lead, and having state outputs indicating states that include a register clock state, a register capture state, and a register update state;
F. register circuitry having an input coupled to the test data in lead, control inputs coupled to the state outputs of the controller circuitry, an output coupled to the test data out lead, and a control output; and
G. connection circuitry having a control input connected to the control output of the register circuitry and being coupled to the first serial data output and to the second serial data output, the connection circuitry selectively coupling one of the first serial data output and the second serial data output to the test data out lead.
2. The integrated circuit of claim 1 in which the first register circuitry is an instruction register having a serial data input coupled to the test data in lead, and control inputs connected to the state outputs.
3. The integrated circuit of claim 1 in which the connection circuitry includes first gating circuitry having an input coupled to the first serial data output, another input coupled to the control output, and an output coupled to the test data out lead.
4. The integrated circuit of claim 1 in which the controller circuitry includes an enable output, and in which the connection circuitry includes second gating circuitry having an input coupled to the second serial data output, another input coupled to the enable output, and an output coupled to the test data out lead.
5. The integrated circuit of claim 1 in which the controller circuitry includes an enable output, and in which the connection circuitry includes first gating circuitry having an input coupled to the first serial data output, another input coupled to the control output, and an output coupled to the test data out lead, and includes second gating circuitry having an input coupled to the second serial data output, another input coupled to the enable output, and an output coupled to the test data out lead.
6. The integrated circuit of claim 1 in which the controller circuitry has a test logic reset state, a run test/idle state, a select-DR scan state, and a select-IR scan state.