IP Library › Granted Patent US 9,040,989
Granted Patent B2
US 9,040,989 · App. 14/021,406 · Granted May 26, 2015

Semiconductor device and manufacturing method thereof

Inventor: Shunpei Yamazaki (Setagaya, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
H01L29/78693H01L21/3003H01L27/1225H01L29/7869
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,040,989
App. No.
14/021,406
Granted
May 26, 2015
Kind
B2
Abstract

One embodiment of the present invention is to achieve high mobility in a device using an oxide semiconductor and provide a highly reliable display device. An oxide semiconductor layer including a crystal region in which c-axis is aligned in a direction substantially perpendicular to a surface is formed and an oxide insulating layer is formed over and in contact with the oxide semiconductor layer. Oxygen is supplied to the oxide semiconductor layer by third heat treatment. A nitride insulating layer containing hydrogen is formed over the oxide insulating layer and fourth heat treatment is performed, so that hydrogen is supplied at least to an interface between the oxide semiconductor layer and the oxide insulating layer.

Claims (50)

1. A semiconductor device comprising:

a first gate electrode;

an oxide semiconductor layer over the first gate electrode, the oxide semiconductor layer including a crystal region in which c-axis is aligned in a direction, wherein an angle between the direction and a surface of the oxide semiconductor layer is within a range of 80° to 100°;

a second gate electrode over the oxide semiconductor layer;

a nitride insulating layer containing hydrogen over the oxide semiconductor layer.

2. The semiconductor device according to claim 1 , wherein the oxide semiconductor layer is in a non-single-crystal state.

3. The semiconductor device according to claim 1 , wherein the second gate electrode is positioned under the nitride insulating layer.

4. The semiconductor device according to claim 1 , wherein off-state current density of a transistor comprising the oxide semiconductor layer is 100 aA/μm or less.

5. The semiconductor device according to claim 1 , wherein off-state resistivity of a transistor comprising the oxide semiconductor layer is greater than or equal to 1×10 9 Ω·m.

6. The semiconductor device according to claim 1 , wherein the oxide semiconductor layer comprises In—Ga—Zn—O based oxide.

7. A semiconductor device comprising:

a first gate electrode;

an oxide semiconductor layer over the first gate electrode, the oxide semiconductor layer including a crystal region in which c-axis is aligned in a direction, wherein an angle between the direction and a surface of the oxide semiconductor layer is within a range of 80° to 100°;

an oxide insulating layer over the oxide semiconductor layer;

a second gate electrode over the oxide semiconductor layer;

a nitride insulating layer containing hydrogen over the oxide insulating layer.

8. The semiconductor device according to claim 7 , wherein the oxide semiconductor layer is in a non-single-crystal state.

9. The semiconductor device according to claim 7 , wherein the second gate electrode is positioned between the oxide insulating layer and the nitride insulating layer.

10. The semiconductor device according to claim 7 , wherein off-state current density of a transistor comprising the oxide semiconductor layer is 100 aA/μm or less.

11. The semiconductor device according to claim 7 , wherein off-state resistivity of a transistor comprising the oxide semiconductor layer is greater than or equal to 1×10 9 Ω·m.

12. The semiconductor device according to claim 7 , wherein the oxide semiconductor layer comprises In—Ga—Zn—O based oxide.

13. A semiconductor device comprising:

a first conductive layer;

an oxide semiconductor layer over the first conductive layer, the oxide semiconductor layer including a crystal region in which c-axis is aligned in a direction, wherein an angle between the direction and a surface of the oxide semiconductor layer is within a range of 80° to 100°;

a source electrode electrically connected to the oxide semiconductor layer;

a drain electrode electrically connected to the oxide semiconductor layer;

a second conductive layer over the oxide semiconductor layer;

a nitride insulating layer containing hydrogen over the oxide semiconductor layer.

14. The semiconductor device according to claim 13 , wherein each of the first conductive layer and the second conductive layer is a gate electrode.

15. The semiconductor device according to claim 13 , further comprising an oxide insulating layer between the oxide semiconductor layer and the nitride insulating layer.

16. The semiconductor device according to claim 13 , wherein the oxide semiconductor layer is in a non-single-crystal state.

17. The semiconductor device according to claim 13 , wherein the second conductive layer is positioned under the nitride insulating layer.

18. The semiconductor device according to claim 13 , wherein off-state current density of a transistor comprising the oxide semiconductor layer is 100 aA/μm or less.

19. The semiconductor device according to claim 13 , wherein off-state resistivity of a transistor comprising the oxide semiconductor layer is greater than or equal to 1×10 9 Ω·m.

20. The semiconductor device according to claim 13 , wherein the oxide semiconductor layer comprises In—Ga—Zn—O based oxide.

21. A semiconductor device comprising:

a first conductive layer;

an oxide semiconductor layer over the first conductive layer, the oxide semiconductor layer including a crystal region in which c-axis is aligned in a direction substantially perpendicular to a surface of the oxide semiconductor layer;

a source electrode electrically connected to the oxide semiconductor layer;

a drain electrode electrically connected to the oxide semiconductor layer;

a second conductive layer over the oxide semiconductor layer;

a nitride insulating layer containing hydrogen over the oxide semiconductor layer,

wherein the oxide semiconductor layer comprises an oxide comprising indium.

22. The semiconductor device according to claim 21 , wherein each of the first conductive layer and the second conductive layer is a gate electrode.

23. The semiconductor device according to claim 21 , further comprising an oxide insulating layer between the oxide semiconductor layer and the nitride insulating layer.

24. The semiconductor device according to claim 21 , wherein the oxide semiconductor layer is in a non-single-crystal state.

25. The semiconductor device according to claim 21 , wherein the second conductive layer is positioned under the nitride insulating layer.

26. The semiconductor device according to claim 21 , wherein off-state current density of a transistor comprising the oxide semiconductor layer is 100 aA/μm or less.

27. The semiconductor device according to claim 21 , wherein off-state resistivity of a transistor comprising the oxide semiconductor layer is greater than or equal to 1×10 9 Ω·m.

28. The semiconductor device according to claim 21 , wherein the oxide semiconductor layer comprises In—Ga—Zn—O based oxide.

Priority Claims (1)
JP 2009-279001 · Dec 8, 2009 · national
Continuity (3)
Continuation 13616008 · Sep 14, 2012
Division 12958682 · Dec 2, 2010
Related Publication 20140008648A1 · Jan 9, 2014