IP Library Granted Patent US 9,064,690
Granted Patent B2
US 9,064,690 · App. 13/962,327 · Granted Jun 23, 2015

Method for forming Cu wiring

Inventors: Tadahiro Ishizaka (Yamanashi, JP); Atsushi Gomi (Yamanashi, JP); Kenji Suzuki (Yamanashi, JP); Tatsuo Hatano (Yamanashi, JP); Hiroyuki Toshima (Yamanashi, JP); Yasushi Mizusawa (Tokyo, JP)
Assignee: TOKYO ELECTRON LIMITED
H01L21/02104H01L21/2855H01L23/53238H01L21/76834H01L21/76843H01L21/76849H01L21/76855H01L21/76876H01L21/312H01L21/76877H01L21/28556
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,064,690
App. No.
13/962,327
Granted
Jun 23, 2015
Kind
B2
Abstract

A Cu wiring forming method forms Cu wiring in a recess of a predetermined pattern including a trench formed in an insulating film on a substrate surface. The method includes: forming a barrier film at least on a surface of the recess; forming a Cu film by PVD to fill the recess with the Cu film; forming an additional layer on the Cu film; polishing an entire surface by CMP to form the Cu wiring in the recess; forming a metal cap including a manganese oxide film on an entire surface including the insulating film and the Cu wiring of the substrate after performing the CMP polishing; and forming a dielectric cap on the metal cap.

Claims (13)

1. A method for forming a Cu wiring in a recess formed in an insulating film on a substrate, the method comprising:

forming a barrier film on a surface of the recess and a surface of the insulating film outside the recess;

forming a Cu film by PVD on the barrier film to fill the recess with the Cu film;

forming an additional layer on the Cu film;

removing by CMP the barrier film, the Cu film and the additional film formed outside the recess while leaving the barrier film and the Cu film formed in the recess to thereby form the Cu wiring in the recess;

forming a metal cap formed of a manganese oxide film on an entire surface including the insulating film and the Cu wiring of the substrate; and

forming a dielectric cap on the metal cap.

2. The Cu wiring forming method of claim 1 , wherein said forming the metal cap includes forming the manganese oxide film by PVD, CVD or ALD.

3. The Cu wiring forming method of claim 1 , further comprising forming an Ru film between said forming the barrier layer and said forming the Cu film.

4. The Cu wiring forming method of claim 3 , wherein the Ru film is formed by CVD.

5. The Cu wiring forming method of claim 1 , wherein the Cu film is formed by an apparatus configured to generate a plasma from a plasma generation gas in a processing chamber where a substrate is accommodated, scatter elements emitted from a target formed of Cu, ionize the elements in the plasma and attract ions onto the substrate by applying a bias power to the substrate.

6. The Cu wiring forming method of claim 1 , wherein the additional layer is formed by forming a Cu film by PVD.

7. The Cu wiring forming method of claim 1 , wherein the barrier film is selected from a group consisting of a Ti film, a TiN film, a Ta film, a TaN film, a Ta/TaN bilayered film, a TaCN film, a W film, a WN film, a WCN film, a Zr film, a ZrN film, a V film, a VN film, a Mb film, and a NbN film.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 29, 2013
From: ISHIZAKA, TADAHIRO; GOMI, ATSUSHI; SUZUKI, KENJI; HATANO, TATSUO; TOSHIMA, HIROYUKI; MIZUSAWA, YASUSHI
To: TOKYO ELECTRON LIMITED
Reel/Frame 031106/0237 →
Priority Claims (1)
JP 2012-176422 · Aug 8, 2012 · national
Continuity (1)
Related Publication 20140045329A1 · Feb 13, 2014