IP Library › Granted Patent US 9,082,487
Granted Patent B2
US 9,082,487 · App. 13/340,961 · Granted Jul 14, 2015

Program method of nonvolatile memory device for having dense threshold voltage distribution by controlling voltage of bit line according to threshold voltage of memory cell

Inventors: Cheul Hee Koo (Icheon-si, KR); Byoung Young Kim (Icheon-si, KR)
Assignee: SK Hynix Inc.
G11C16/10G11C16/06G11C16/26G11C16/3454
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,082,487
App. No.
13/340,961
Granted
Jul 14, 2015
Kind
B2
Abstract

A program method of a nonvolatile memory device includes a pre-program verify step for verifying a threshold voltage of a selected memory cell; a step of setting a bit line voltage of the selected memory cell according to the threshold voltage of the selected memory cell which is determined through the pre-program verify step; a step of applying a program voltage to the selected memory cell set with the bit line voltage; and a post-program verify step for verifying a programmed state of the selected memory cell applied with the program voltage.

Claims (11)

1. A program method of a nonvolatile memory device, comprising:

a step of precharging the bit line of the selected memory cell;

a pre-program verify step for verifying a threshold voltage of a selected memory cell;

a step of setting a bit line voltage of the selected memory cell according to the threshold voltage of the selected memory cell which is determined through the pre-program verify step;

a step of applying a program voltage to the selected memory cell set with the bit line voltage; and

a post-program verify step for verifying a programmed state of the selected memory cell applied with the program voltage,

wherein the pre-program verify step comprises a step of discharging the precharged bit line of the selected memory cell according to the threshold voltage of the selected memory cell, and

wherein the bit line voltage of the selected memory cell, which is discharged, is maintained during the step of applying the program voltage.

2. The program method according to claim 1 ,

wherein the pre-program verify step, the step of setting the bit line voltage, the step of applying the program voltage and the post-program verify step constitute one program loop, and

wherein the selected memory cell is programmed by repeating the program loop.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 30, 2011
From: KOO, CHEUL HEE; KIM, BYOUNG YOUNG
To: HYNIX SEMICONDUCTOR INC.
Reel/Frame 027462/0329 →
Priority Claims (1)
KR 10-2011-0096807 · Sep 26, 2011 · national
Continuity (1)
Related Publication 20130077407A1 · Mar 28, 2013