IP Library Granted Patent US 9,117,539
Granted Patent B2
US 9,117,539 · App. 14/303,061 · Granted Aug 25, 2015

Flash memory device reducing noise peak and program time and programming method thereof

Inventor: Jong Cheol Lee (Seoul, KR)
Assignees: FIDELIX CO., LTD.; NEMOSTECH CO., LTD.
G11C11/34G06F13/28G11C16/10G11C16/3427
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,117,539
App. No.
14/303,061
Granted
Aug 25, 2015
Kind
B2
Abstract

A flash memory device reduces noise peak and program time through serial programming of program blocks of memory cells. The time interval or the number of the program groups is decreased according to the proceeding program loop in the plurality of program loops, reducing the total program time.

Claims (16)

1. A flash memory device comprising:

a memory array comprising a plurality of flash memory cells arranged in matrix structure comprising a plurality of word lines and a plurality of bit lines, the plurality of flash memory cells divided into multiple program blocks;

a program voltage providing portion in communication with the plurality of flash memory cells to provide a program voltage to a selected word line in the plurality of word lines;

a page buffer portion comprising a plurality of page buffers, each page buffer corresponding to one of the program blocks and in communication with bit lines in its corresponding program block to provide program data to the bit lines of the corresponding program block; and

a control signal generating portion in communication with the plurality of page buffers to provide a plurality of buffer control signals in each one of a sequence of program loops to the plurality of page buffers in accordance with an incremental step pulse program method, the buffer control signals in each program loop sequentially activated with a time interval between subsequent buffer control signals, the time interval decreasing with each loop in the sequence of program loops and the program voltage provided by the program voltage providing unit increasing with each loop in the sequence of program loops.

2. The flash memory device of claim 1 , wherein the flash memory device comprises a NAND type flash memory device.

3. A method for programming a flash memory device comprising a plurality of flash memory cells divided into multiple program blocks, the method comprising:

providing during a first program loop a first program voltage to a selected word line in the multiple program blocks and corresponding first program data to bit lines in the multiple program blocks, the first program data for the multiple program blocks sequentially provided to each program block in the multiple program blocks with a first time interval between subsequent program blocks; and

providing during a second program loop following the first program loop a second program voltage to the selected word line in the multiple program blocks and providing corresponding second program data to the bit lines in the multiple program blocks, the second program data for the multiple program blocks sequentially provided to each program block in the multiple program blocks with a second time interval between subsequent program blocks;

wherein the second program voltage is higher than the first program voltage and the second time interval is shorter than the first time interval.

4. The programming method of claim 3 , wherein the flash memory device comprises a NAND type flash memory device.

5. A method for programming a flash memory device comprising a plurality of flash memory cells, the method comprising:

dividing during a first program loop the plurality of flash memory cells into multiple first program groups and providing a first program voltage to a selected word line in the multiple first program groups and a corresponding first program data to bit lines in the first program groups, wherein the first program data are sequentially provided to each program group in the multiple first program groups; and

dividing during a second program loop after the first program loop the plurality of flash memory cells into multiple second program groups providing a second program voltage to the selected word line in the multiple second program groups and a corresponding second program data to bit lines in the multiple second program groups, wherein the second program data are sequentially provided to each program group in the multiple second program groups,

wherein the second program voltage is higher than the first program voltage and, a number of program groups in the multiple second program groups is less than a number of program groups in the multiple first program groups.

6. The programming method of claim 5 , wherein the flash memory device comprises a NAND type flash memory device.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 6, 2018
From: FIDELIX CO., LTD.; NEMOSTECH CO., LTD.
To: DOSILICON CO., LTD.
Reel/Frame 046562/0101 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 12, 2014
From: LEE, JONG CHEOL
To: FIDELIX CO., LTD.; NEMOSTECH CO., LTD.
Reel/Frame 033091/0558 →
Priority Claims (1)
KR 10-2013-0104951 · Sep 2, 2013 · national
Continuity (1)
Related Publication 20150063029A1 · Mar 5, 2015