IP Library › Granted Patent US 9,159,732
Granted Patent B2
US 9,159,732 · App. 13/553,307 · Granted Oct 13, 2015

Semiconductor device with buried gate and method for fabricating the same

Inventors: Jong-Han Shin (Gyeonggi-do, KR); Jum-Yong Park (Gyeonggi-do, KR)
Assignee: Hynix Semiconductor Inc.
H01L27/10876H01L27/10855H01L27/10888H01L29/4236
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,159,732
App. No.
13/553,307
Granted
Oct 13, 2015
Kind
B2
Abstract

A method for fabricating a semiconductor device includes forming landing plugs over a substrate, forming a trench by etching the substrate between the landing plugs, forming a buried gate to partially fill the trench, forming a gap-fill layer to gap-fill an upper side of the buried gate, forming protruding portions of the landing plugs, and trimming the protruding portions of the landing plugs.

Claims (13)

1. A semiconductor device comprising:

a substrate having a trench arranged therein;

a buried gate partially filling the trench;

a first gap-fill layer arranged over the buried gate and protruding from a surface of the substrate; a landing plug having a buried portion arranged over the substrate between the first gap-fill layer and a protruding portion arranged over the buried portion;

a second gap-fill layer formed over the first gap-fill layer; and

a spacer formed between the first gap-fill layer and the second gap-fill layer and surrounding sidewalls and a bottom surface of the second gap-fill layer,

wherein an upper surface of the buried gate is lower than a bottom surface of the landing plug, and

wherein the protruding portion of the landing plug has a smaller area than the buried portion of the landing plug.

2. The semiconductor device of claim 1 , wherein the landing plug comprises a polysilicon layer.

3. The semiconductor device of claim 1 , further comprising a contact arranged on the landing plug.

4. The semiconductor device of claim 3 , wherein the contact comprises a bit line contact and a storage node contact.

5. The semiconductor device of claim 1 ,

wherein the spacer is formed of different material from the second gap-fill layer.

Priority Claims (1)
KR 10-2009-0134849 · Dec 30, 2009 · national
Continuity (2)
Division 12827385 · Jun 30, 2010
Related Publication 20120280313A1 · Nov 8, 2012