IP Library › Granted Patent US 9,196,488
Granted Patent B2
US 9,196,488 · App. 14/150,500 · Granted Nov 24, 2015

Semiconductor device and manufacturing method thereof

Inventor: Tetsuo Takahashi (Tokyo, JP)
Assignee: Mitsubishi Electric Corporation
H01L21/265H01L21/266H01L29/063H01L29/404H01L29/7397
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,196,488
App. No.
14/150,500
Granted
Nov 24, 2015
Kind
B2
Abstract

A semiconductor device includes: a layer of a first conductivity type; a well of a second conductivity type on the layer of the first conductivity type in an active region; and a flat RESURF layer of the second conductivity type on the layer of the first conductivity type on an outer circumference of the well as a termination structure. The RESURF layer includes a low concentration layer arranged at an inner end on the well side and an outer end on the outer circumferential side, and a high concentration layer arranged between the inner end and the outer end and having a higher impurity concentration than the low concentration layer.

Claims (22)

1. A semiconductor device comprising:

a substrate including a layer of a first conductivity type;

a well of a second conductivity type on the layer of the first conductivity type in an active region in a center region of the substrate; and

a flat RESURF layer of the second conductivity type on the layer of the first conductivity type on an outer circumference of the well as a termination structure, wherein

the RESURF layer includes a low concentration layer arranged at an inner end on the well side and an outer end on the outer circumferential side, and a high concentration layer arranged between the inner end and the outer end and having a higher impurity concentration than the low concentration layer, and

the RESURF layer surrounds the active region.

2. The semiconductor device according to claim 1 , further comprising a plurality of field plates on the RESURF layer via an insulating film.

3. The semiconductor device according to claim 1 , wherein the RESURF layer includes a plurality of diffusion layers.

4. A semiconductor device comprising:

a layer of a first conductivity type;

a well of a second conductivity type on the layer of the first conductivity type in an active region; and

a flat RESURF layer of the second conductivity type on the layer of the first conductivity type on an outer circumference of the well as a termination structure, wherein

the RESURF layer includes a low concentration layer arranged at an inner end on the well side and an outer end on the outer circumferential side, and a high concentration layer arranged between the inner end and the outer end and having a higher impurity concentration than the low concentration layer,

the RESURF layer includes a plurality of diffusion layers, and

the diffusion layer making up the high concentration layer is wider than the diffusion layer making up the low concentration layer.

5. A semiconductor device comprising:

a layer of a first conductivity type;

a well of a second conductivity type on the layer of the first conductivity type in an active region; and

a flat RESURF layer of the second conductivity type on the layer of the first conductivity type on an outer circumference of the well as a termination structure, wherein

the RESURF layer includes a low concentration layer arranged at an inner end on the well side and an outer end on the outer circumferential side, and a high concentration layer arranged between the inner end and the outer end and having a higher impurity concentration than the low concentration layer,

the RESURF layer includes a plurality of diffusion layers, and

an interval of the diffusion layers making up the high concentration layer is narrower than an interval of the diffusion layers making up the low concentration layer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 8, 2014
From: TAKAHASHI, TETSUO
To: MITSUBISHI ELECTRIC CORPORATION
Reel/Frame 031921/0191 →
Priority Claims (1)
JP 2013-080695 · Apr 8, 2013 · national
Continuity (1)
Related Publication 20140299962A1 · Oct 9, 2014