IP Library › Granted Patent US 9,332,642
Granted Patent B2
US 9,332,642 · App. 14/481,188 · Granted May 3, 2016

Circuit board

Inventors: Shingo Yoshioka (Osaka, JP); Hiroaki Fujiwara (Nara, JP); Hiromitsu Takashita (Osaka, JP); Tsuyoshi Takeda (Osaka, JP)
Assignee: PANASONIC CORPORATION
H05K1/119H05K1/111H05K3/0076H05K3/0079H05K3/107H05K3/185H05K3/4007H05K1/0284H05K1/0373H05K3/0014H05K3/0032H05K3/0044H05K3/0085H05K2201/0209H05K2201/0224H05K2201/0233H05K2201/0239H05K2201/0376H05K2201/0769H05K2201/098H05K2201/09227H05K2201/09472H05K2201/09736H05K2201/09745H05K2201/09972H05K2203/013H05K2203/0108H05K2203/0143H05K2203/0228H05K2203/0264H05K2203/0285H05K2203/0565H05K2203/0706H05K2203/0776H05K2203/1163Y02P70/611
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,332,642
App. No.
14/481,188
Granted
May 3, 2016
Kind
B2
Abstract

One aspect of the present invention relates to a circuit board including an insulating base substrate; and a circuit layer that is formed of a conductor and that is provided on the surface of the insulating base substrate, wherein the insulating base substrate has a smooth surface having a surface roughness Ra of 0.5 μm or less, and the conductor is at least partially embedded in a wiring groove formed in the surface of the insulating base substrate.

Claims (10)

1. A circuit board comprising:

an insulating base substrate; and

a circuit layer that is formed of a conductor and that is provided on the surface of the insulating base substrate, wherein

the insulating base substrate has a smooth surface having a surface roughness Ra of 0.5 μm or less,

the conductor is at least partially embedded in a wiring groove formed in the surface of the insulating base substrate,

the depth of the wiring groove is at least partially 3 to 15 μm,

a thickness of the circuit layer is 0.1 to 10 μm, and

an aspect ratio between the width of the wiring groove and the depth of the wiring groove is such that the depth of the wiring groove/the width of the wiring groove is 1.0 or less.

2. The circuit board according to claim 1 , wherein the smooth surface has a surface roughness represented by Rz that is at least partially less than the depth of the wiring groove from the surface of the insulating base substrate.

3. The circuit board according to claim 1 , wherein the surface roughness of the insulating base substrate is lower than the surface roughness of the bottom surface of the wiring groove.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 26, 2014
From: YOSHIOKA, SHINGO; FUJIWARA, HIROAKI; TAKASHITA, HIROMITSU; TAKEDA, TSUYOSHI
To: PANASONIC CORPORATION
Reel/Frame 033823/0579 →
Priority Claims (5)
JP 2009-251269 · Oct 30, 2009 · national
JP 2009-251378 · Oct 30, 2009 · national
JP 2009-253130 · Nov 4, 2009 · national
JP 2009 253501 · Nov 4, 2009 · national
JP 2009 253502 · Nov 4, 2009 · national
Continuity (2)
Continuation In Part 13504281
Related Publication 20150034366A1 · Feb 5, 2015