IP Library › Granted Patent US 9,343,360
Granted Patent B2
US 9,343,360 · App. 14/096,044 · Granted May 17, 2016

Bump-equipped electronic component and method for manufacturing bump-equipped electronic component

Inventors: Isao Obu (Nagaokakyo, JP); Shinya Osakabe (Nagaokakyo, JP)
Assignee: MURATA MANUFACTURING CO., LTD.
H01L21/76885H01L23/13H01L23/49822H01L23/5386H01L24/11H01L24/14H03H9/059H03H9/0514H01L2224/16225H01L2924/12042H01L2924/351
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,343,360
App. No.
14/096,044
Granted
May 17, 2016
Kind
B2
Abstract

A bump-equipped electronic component includes a circuit substrate and first and second bumps which are disposed on a principal surface of the circuit substrate and have different cross-sectional areas in a direction parallel or substantially parallel to the principal surface. One of the first and second bumps having a smaller cross-sectional area includes a height adjustment layer disposed in a direction perpendicular or substantially perpendicular to the principal surface.

Claims (9)

1. A bump-equipped electronic component comprising:

a circuit substrate; and

first and second bumps primarily composed of Cu, disposed on a principal surface of the circuit substrate, and having different cross-sectional areas in a direction parallel or substantially parallel to the principal surface; wherein

one of the first and second bumps having a smaller cross-sectional area includes a height adjustment layer, which reduces or eliminates a gap between top of the first and second bumps, disposed in a direction perpendicular or substantially perpendicular to the principal surface.

2. The bump-equipped electronic component according to claim 1 , wherein the height adjustment layer is disposed on a top end of the bump provided with the height adjustment layer.

3. The bump-equipped electronic component according to claim 1 , wherein the height adjustment layer is disposed in a central portion in the perpendicular or substantially perpendicular direction of the bump provided with the height adjustment layer.

4. The bump-equipped electronic component according to claim 1 , wherein the height adjustment layer and the bump provided with the height adjustment layer have the same cross-sectional area in the direction parallel or substantially parallel to the principal surface.

5. The bump-equipped electronic component according to claim 1 , wherein the height adjustment layer has a resistivity that is different from a resistivity of a main material constituting the bump provided with the height adjustment layer.

6. The bump-equipped electronic component according to claim 1 , wherein each of the first and second bumps includes a solder layer disposed at a top end thereof, and the solder layer of one of the first and second bumps having a larger cross-sectional area in the direction parallel or substantially parallel to the principal surface has a higher melting point than that of the solder layer of the bump having a smaller cross-sectional area in the direction parallel or substantially parallel to the principal surface.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 4, 2013
From: OBU, ISAO; OSAKABE, SHINYA
To: MURATA MANUFACTURING CO., LTD.
Reel/Frame 031710/0893 →
Priority Claims (2)
JP 2012-266547 · Dec 5, 2012 · national
JP 2013-211181 · Oct 8, 2013 · national
Continuity (1)
Related Publication 20140151874A1 · Jun 5, 2014