IP Library › Granted Patent US 9,405,337
Granted Patent B2
US 9,405,337 · App. 13/656,383 · Granted Aug 2, 2016

Temperature management circuit, system on chip including the same and method of managing temperature

Inventors: Ji Hyung Kim (Hwaseong-Si, KR); Sang Wook Park (Hwaseong-Si, KR); Chong Kun Lee (Hwaseong-Si, KR)
Assignee: SAMSUNG ELECTRONICS CO., LTD.
G06F1/206G05D23/1932H01L23/34H01L23/345H01L2924/0002
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,405,337
App. No.
13/656,383
Granted
Aug 2, 2016
Kind
B2
Abstract

In managing temperature in a system on chip (SOC), a main temperature signal is generated using a main sensor, where the main temperature signal is a signal having a value corresponding to a main temperature of the SOC. Subsidiary temperature signals are generated using subsidiary sensors, where the subsidiary temperature signals are pulse signals having frequencies corresponding to subsidiary temperatures of subsidiary blocks in the SOC, respectively. An operation of the SOC is controlled based upon the main temperature signal and the subsidiary temperature signals.

Claims (39)

1. A method of managing temperature in a system on chip (SOC), comprising:

generating a main temperature signal using a main sensor, the main temperature signal being a signal having a value corresponding to a main temperature of the SOC;

generating subsidiary temperature signals using subsidiary sensors, the subsidiary temperature signals being pulse signals having frequencies corresponding to subsidiary temperatures of subsidiary blocks in the SOC, respectively;

controlling an operation of the SOC based upon the main temperature signal and the subsidiary temperature signals, and

latching the main temperature signal periodically to store a previous main temperature value and a current main temperature value; and counting pulses of the subsidiary temperature signals periodically to store current subsidiary temperature count values,

wherein controlling the operation of the SOC includes:

generating, an interrupt signal based upon at least one temperature threshold value, the previous main temperature value and the current main temperature value; and

controlling respective operational speeds of the subsidiary blocks based upon the interrupt signal and the current subsidiary temperature count values.

2. The method of claim 1 , wherein controlling the respective operational speeds of the subsidiary blocks includes: varying at least one of power supply voltages and operational frequencies of the subsidiary blocks.

3. The method of claim 1 , wherein controlling the respective operational speeds of the subsidiary blocks includes:

calculating a distribution value of the current subsidiary temperature count values in response to the interrupt signal; and

controlling the respective operational speeds of the subsidiary blocks based upon the distribution value of the current subsidiary temperature count values.

4. The method of claim 1 , wherein controlling the operation of the SOC further comprises:

comparing the current main temperature value and a maximum temperature threshold value; and

blocking an external power supply voltage provided to the SOC when the current main temperature value is greater than the maximum temperature threshold value.

5. The method of claim 1 , wherein controlling, the respective operational speeds of the subsidiary blocks includes:

comparing the current subsidiary temperature count values in response to the interrupt signal; and

controlling the respective operational, speeds of the subsidiary blocks based upon the comparison result of the current subsidiary temperature count values.

6. The method of claim 5 , wherein the operational speed of the subsidiary block corresponding to the higher current subsidiary temperature count value is decreased when the interrupt signal indicates an increase of the main temperature, and the operational speed of the subsidiary block corresponding to the lower current subsidiary temperature count value is increased when the interrupt signal indicates a decrease of the main temperature.

7. The method of claim 1 , wherein generating the interrupt signal includes:

activating a temperature rising interrupt signal when the previous main temperature value is smaller than a temperature rising threshold value and the current main temperature value is greater than the temperature rising threshold value; and

activating a temperature falling interrupt signal when the previous main temperature value is greater than a temperature falling threshold value and the current main temperature value is smaller than the temperature falling threshold value.

8. The method of claim 7 , wherein the temperature falling threshold value is smaller than the temperature rising threshold value.

9. A method of managing temperature in a system on chip (SOC), comprising:

generating a main temperature signal using a main sensor, the main temperature signal being a signal having a value corresponding to a main temperature of the SOC;

generating subsidiary temperature signals using subsidiary sensors, the subsidiary temperature signals being pulse signals having frequencies corresponding to subsidiary temperatures of subsidiary blocks in the SOC, respectively;

controlling an operation of the SOC based upon the main temperature signal and the subsidiary temperature signals,

latching the main temperature signal periodically to store a previous main temperature value and a current main temperature value; and counting pulses of the subsidiary temperature signals periodically to store current subsidiary temperature count values,

counting cycles of a reference clock signal periodically to store a current reference count value, the reference clock signal having a reference frequency independent of temperature;

calculating current subsidiary temperature frequencies based upon the current subsidiary temperature count values, the current reference count value and the reference frequency, each of the current subsidiary temperature frequencies being proportional to each of the subsidiary temperatures; and

calculating current subsidiary temperature values of the subsidiary blocks based upon the current subsidiary temperature frequencies.

10. A method of managing temperature in a system on chip (SOC), comprising:

generating a main temperature signal using a main sensor, the main temperature signal being a signal having a value corresponding to a main temperature of the SOC;

generating subsidiary temperature signals using subsidiary sensors, the subsidiary temperature signals being pulse signals having frequencies corresponding to subsidiary temperatures of subsidiary blocks in the SOC, respectively;

controlling an operation of the SOC based upon the main temperature signal and the subsidiary temperature signals,

latching the main temperature signal periodically to store a previous main temperature value and a current main temperature value; and counting pulses of the subsidiary temperature signals periodically to store current subsidiary temperature count values,

generating a reference pulse signal using an additional subsidiary sensor, the reference pulse signal having a frequency corresponding to the main temperature;

counting pulses of the reference pulse signal periodically to store a current reference count value; and

calculating current subsidiary temperature values of the subsidiary blocks based upon the current subsidiary temperature count values, the current main temperature value and the current reference count value.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 19, 2012
From: KIM, JI-HYUNG; PARK, SANG-WOOK; LEE, CHONG-KUN
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 029161/0970 →
Priority Claims (1)
KR 10-2012-0001139 · Jan 4, 2012 · national
Continuity (1)
Related Publication 20130169347A1 · Jul 4, 2013