IP Library › Granted Patent US 9,490,168
Granted Patent B1
US 9,490,168 · App. 14/710,894 · Granted Nov 8, 2016

Via formation using sidewall image transfer process to define lateral dimension

Inventors: Shyng-Tsong Chen (Rensselaer, NY); Cheng Chi (Jersey City, NJ); Chi-Chun Liu (Altamont, NY); Sylvie M. Mignot (Slingerlands, NY); Yann A. Mignot (Slingerlands, NY); Hosadurga K. Shobha (Niskayuna, NY); Terry A. Spooner (Clifton Park, NY); Wenhui Wang (Clifton Park, NY); Yongan Xu (Niskayuna, NY)
Assignees: International Business Machines Corporation; GlobalFoundries, Inc.; STMicroelectronics, Inc.
H01L21/76885H01L21/76802H01L21/76841H01L23/528H01L23/535
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,490,168
App. No.
14/710,894
Granted
Nov 8, 2016
Kind
B1
Abstract

A method of forming a via to an underlying layer of a semiconductor device is provided. The method may include forming a pillar over the underlying layer using a sidewall image transfer process. A dielectric layer is formed over the pillar and the underlying layer; and a via mask patterned over the dielectric layer, the via mask having a mask opening at least partially overlapping the pillar. A via opening is etched in the dielectric layer using the via mask, the mask opening defining a first lateral dimension of the via opening in a first direction and the pillar defining a second lateral dimension of the via opening in a second direction different than the first direction. The via opening is filled with a conductor to form the via. A semiconductor device and via structure are also provided.

Claims (21)

1. A method of forming a via to an underlying layer of a semiconductor device, the method comprising the steps of:

forming a pillar over the underlying layer using a sidewall image transfer process;

forming a dielectric layer over the pillar and the underlying layer;

patterning a via mask over the dielectric layer, the via mask having a mask opening at least partially overlapping the pillar;

etching a via opening in the dielectric layer using the via mask, the mask opening defining a first lateral dimension of the via opening in a first direction and the pillar defining a second lateral dimension of the via opening in a second direction different than the first direction; and

filling the via opening with a conductor to form the via.

2. The method of claim 1 , wherein the pillar includes a pair of pillars having a predefined spacing therebetween.

3. The method of claim 1 , wherein the pillar is adjacent to an edge of the metal layer.

4. The method of claim 1 , wherein the sidewall image transfer process includes:

forming a mandrel over the underlying layer;

depositing a spacer layer over the mandrel;

exposing an upper surface of the mandrel; and

removing the mandrel to form the pillar from the spacer layer.

5. The method of claim 4 , further comprising depositing an organic planarizing layer (OPL) after the spacer layer depositing, and wherein the exposing includes first etching the OPL and second etching the spacer layer.

6. The method of claim 4 , wherein the mandrel forming includes:

depositing a mandrel layer over the underlying layer;

patterning a mandrel mask over the mandrel layer, the mandrel mask being an inversion of the via mask; and

etching the mandrel layer using the mandrel mask to form the mandrel.

7. The method of claim 1 , wherein the filling the via opening includes depositing a liner, depositing a metal and polishing.

8. The method of claim 1 , wherein the pillar has a lateral thickness between 5 nanometers and 15 nanometers.

9. The method of claim 1 , wherein the first direction is substantially perpendicular to the second direction.

Assignments (8)
RELEASE OF SECURITY INTEREST Recorded May 12, 2021
From: WILMINGTON TRUST, NATIONAL ASSOCIATION
To: GLOBALFOUNDRIES U.S. INC.
Reel/Frame 056987/0001 →
RELEASE OF SECURITY INTEREST Recorded Nov 20, 2020
From: WILMINGTON TRUST, NATIONAL ASSOCIATION
To: GLOBALFOUNDRIES INC.
Reel/Frame 054636/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 2, 2020
From: GLOBALFOUNDRIES INC.
To: GLOBALFOUNDRIES U.S. INC.
Reel/Frame 054633/0001 →
SECURITY AGREEMENT Recorded Nov 29, 2018
From: GLOBALFOUNDRIES INC.
To: WILMINGTON TRUST, NATIONAL ASSOCIATION
Reel/Frame 049490/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE NAME PREVIOUSLY RECORDED AT REEL: 035629 FRAME: 0767. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded May 15, 2015
From: MIGNOT, YANN A.
To: STMICROELECTRONICS, INC.
Reel/Frame 035703/0205 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 13, 2015
From: CHEN, SHYNG-TSONG; CHI, CHENG; LIU, CHI-CHUN; SHOBHA, HOSADURGA K.; SPOONER, TERRY A.; XU, YONGAN
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 035629/0750 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 13, 2015
From: MIGNOT, YANN A.
To: STMICROELECTRONICS (CROLLES 2) SAS
Reel/Frame 035629/0767 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 13, 2015
From: MIGNOT, SYLVIE M.; WANG, WENHUI
To: GLOBALFOUNDRIES, INC.
Reel/Frame 035629/0763 →