IP Library › Granted Patent US 9,755,144
Granted Patent B2
US 9,755,144 · App. 15/171,508 · Granted Sep 5, 2017

Memory cell structures

Inventor: Scott E. Sills (Boise, ID)
Assignee: Micron Technology, Inc.
H01L45/1273H01L27/2409H01L27/2463H01L27/2472H01L45/04H01L45/085H01L45/1233H01L45/1253H01L45/1266H01L45/141H01L45/146H01L45/147H01L45/1616
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,755,144
App. No.
15/171,508
Granted
Sep 5, 2017
Kind
B2
Abstract

The present disclosure includes memory cell structures and method of forming the same. One such memory cell includes a first electrode having sidewalls angled less than 90 degrees in relation to a bottom surface of the first electrode, a second electrode, including an electrode contact portion of the second electrode, having sidewalls angled less than 90 degrees in relation to the bottom surface of the first electrode, wherein the second electrode is over the first electrode, and a storage element between the first electrode and the electrode contact portion of the second electrode.

Claims (32)

1. A memory cell, comprising:

a first electrode having sidewalls angled less than 90 degrees in relation to a bottom surface of the first electrode;

a first dielectric material formed on the first electrode having sidewalls angled less than 90 degrees in relation to the bottom surface of the first electrode;

a second electrode, including an electrode contact portion of the second electrode, having sidewalls angled less than 90 degrees in relation to the bottom surface of the first electrode, wherein the second electrode is over the first electrode; and

a storage element between the first electrode and the electrode contact portion of the second electrode, wherein the storage element is formed on an upper surface of the first electrode and an upper surface of the first dielectric material, and wherein filament nucleation for the storage element is achieved between the first electrode and the second electrode.

2. The memory cell of claim 1 , wherein filament nucleation for the storage element is achieved between a portion of the first electrode that contacts the storage element and a portion of the second electrode that contacts the storage element.

3. The memory cell of claim 2 , wherein the second electrode is formed on a top surface of the storage element.

4. The memory cell of claim 1 , wherein the first electrode has a cross-sectional area selected from the group consisting of trapezoidal or triangular.

5. The memory cell claim 1 , wherein the first electrode has sidewalls that are selected from the group consisting of straight, concave, or convex.

6. The memory cell of claim 1 , wherein a top surface of the first electrode is an electrode contact portion of the first electrode and is in contact with the storage element.

7. The memory cell of claim 1 , wherein the storage element is formed on a peak of the first electrode such that the storage element includes a peak and angled sidewalls.

8. The memory cell of claim 7 , wherein the contact portion of the second electrode is formed on the peak of storage element.

9. The memory cell of claim 1 , wherein sidewalls of the electrode contact portion converge toward the storage element.

10. The memory cell of claim 1 , wherein the storage element includes a resistance variable material.

11. The memory cell of claim 1 , wherein the first electrode is a bottom electrode conductor line.

12. A memory cell, comprising:

a first electrode having sidewalls angled less than 90 degrees in relation to a bottom surface of the first electrode formed adjacent to a first dielectric material having sidewalls angled less than 90 degrees in relation to a bottom surface of the first electrode formed in a valley between the first electrode and an adjacent electrode;

a storage element formed on the first electrode and an upper surface of the first dielectric material; and

a second dielectric material formed on a top surface of the storage element and having a valley formed therein, wherein the second dielectric material has sidewalls angled less than 90 degrees in relation to the bottom surface of the first electrodes; and

a contact portion of a second electrode formed in the valley such that the contact portion has non-vertical sidewalls defined by the valley, wherein an active region of the storage element is localized between the first electrode and the contact portion of the second electrode.

13. The memory cell of claim 12 , wherein the active region of the storage element is localized between a portion of the first electrode that contacts the storage element and a portion of the second electrode that contacts the storage element.

14. The memory cell of claim 12 , wherein the sidewalls of the first electrode converge toward the storage element.

15. The memory cell of claim 12 , wherein the sidewalls of the second electrode converge toward the storage element.

16. The memory cell of claim 12 , the first electrode is a bottom electrode and the second electrode is a top electrode.

17. A method of forming a memory cell, comprising:

forming a first electrode having sidewalls angled less than 90 degrees in relation to a bottom surface of the first electrode;

forming a first dielectric material on the first electrode having sidewalls angled less than 90 degrees in relation to the bottom surface of the first electrode;

forming a resistance variable material on the first electrode and the first dielectric material; and

forming a second electrode having sidewalls angled less than 90 degrees in relation to the bottom surface of the first electrode on a top surface of the resistance variable material, wherein the sidewalls of the first electrode converge toward resistance variable material, wherein the sidewalls of the second electrode converge toward the resistance variable material, and wherein an active region of the resistance variable material is localized between the first electrode and the second electrode.

18. The method of claim 17 , wherein the method includes forming a dielectric material adjacent to the sidewalls of the first electrode.

19. The method of claim 17 , wherein the method includes achieving filament nucleation for the resistance variable material between a portion of the first electrode that contacts the resistance variable material and a portion of the second electrode that contacts the resistance variable material.

20. The method of claim 17 , wherein the method includes forming the resistance variable material on a peak of the first electrode such that the resistance variable material includes a peak and angled sidewalls.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 2, 2016
From: SILLS, SCOTT E.
To: MICRON TECHNOLOGY, INC.
Reel/Frame 038786/0994 →
Continuity (4)
Continuation 14571752 · Dec 16, 2014
Continuation 14085192 · Nov 20, 2013
Continuation 13175482 · Jul 1, 2011
Related Publication 20160276587A1 · Sep 22, 2016