IP Library Granted Patent US 9,876,118
Granted Patent B2
US 9,876,118 · App. 15/450,343 · Granted Jan 23, 2018

Semiconductor device

Inventors: Shunpei Yamazaki (Tokyo, JP); Masahiko Hayakawa (Tochigi, JP); Shinpei Matsuda (Kanagawa, JP); Daisuke Matsubayashi (Kanagawa, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
H01L29/78648H01L27/1225H01L29/045H01L29/24H01L29/4908H01L29/66969H01L29/7869H01L29/78696G02F1/1368H01L27/3262
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,876,118
App. No.
15/450,343
Granted
Jan 23, 2018
Kind
B2
Abstract

Provided is a semiconductor device including a transistor having excellent electrical characteristics (e.g., on-state current, field-effect mobility, or frequency characteristics) or a semiconductor device including a transistor with high reliability. In the channel width direction of a channel-etched transistor in which an oxide semiconductor film is between first and second gate electrodes, the first and second gate electrodes are connected to each other through an opening portion in first and second gate insulating films. In addition, the first and second gate electrodes surround the oxide semiconductor film in a cross-section in the channel width direction, with the first gate insulating film provided between the first gate electrode and the oxide semiconductor film and the second gate insulating film provided between the second gate electrode and the oxide semiconductor film. Furthermore, the channel length of the transistor is 0.5 μm or longer and 6.5 μm or shorter.

Claims (40)

1. A semiconductor device comprising:

a first conductive layer;

a first insulating layer over the first conductive layer, the first insulating layer comprising a first silicon oxide film and a first silicon nitride film;

an oxide semiconductor layer over the first insulating layer;

a second insulating layer over the oxide semiconductor layer, the second insulating layer comprising a second silicon oxide film and a second silicon nitride film; and

a second conductive layer over the second insulating layer,

wherein the oxide semiconductor layer is in contact with the first silicon oxide film and the second silicon oxide film,

wherein a first opening and a second opening are provided in the first insulating layer and the second insulating layer,

wherein the oxide semiconductor layer is positioned between the first opening and the second opening, and

wherein the second conductive layer is electrically connected to the first conductive layer through the first opening and the second opening.

2. The semiconductor device according to claim 1 , wherein the oxide semiconductor layer comprises indium, gallium, and zinc.

3. The semiconductor device according to claim 1 , wherein the oxide semiconductor layer comprises a c-axis aligned crystalline oxide semiconductor.

4. The semiconductor device according to claim 1 ,

wherein the first conductive layer comprises copper, and

wherein the second conductive layer comprises indium.

5. The semiconductor device according to claim 1 , further comprising a pixel electrode over the second insulating layer,

wherein the second conductive layer and the pixel electrode comprise the same transparent conductive film.

6. The semiconductor device according to claim 5 ,

wherein the pixel electrode is provided in a pixel portion, and

wherein the second conductive layer is provided in a driver circuit portion.

7. A semiconductor device comprising:

a first conductive layer;

a first insulating layer over the first conductive layer, the first insulating layer comprising a first silicon oxide film and a first silicon nitride film;

a semiconductor layer over the first insulating layer, the semiconductor layer comprising a first oxide semiconductor film and a second oxide semiconductor film;

a second insulating layer over the oxide semiconductor layer, the second insulating layer comprising a second silicon oxide film and a second silicon nitride film; and

a second conductive layer over the second insulating layer,

wherein the oxide semiconductor layer is in contact with the first silicon oxide film and the second silicon oxide film,

wherein a first opening and a second opening are provided in the first insulating layer and the second insulating layer,

wherein the semiconductor layer is positioned between the first opening and the second opening, and

wherein the second conductive layer is electrically connected to the first conductive layer through the first opening and the second opening.

8. The semiconductor device according to claim 7 , wherein one of the first oxide semiconductor film and the second oxide semiconductor film comprises indium, gallium, and zinc.

9. The semiconductor device according to claim 7 , wherein one of the first oxide semiconductor film and the second oxide semiconductor film comprises a c-axis aligned crystalline oxide semiconductor.

10. The semiconductor device according to claim 7 ,

wherein the first conductive layer comprises copper, and

wherein the second conductive layer comprises indium.

11. The semiconductor device according to claim 7 , further comprising a pixel electrode over the second insulating layer,

wherein the second conductive layer and the pixel electrode comprise the same transparent conductive film.

12. The semiconductor device according to claim 11 ,

wherein the pixel electrode is provided in a pixel portion, and

wherein the second conductive layer is provided in a driver circuit portion.

Priority Claims (3)
JP 2013-119146 · Jun 5, 2013 · national
JP 2014-004227 · Jan 14, 2014 · national
JP 2014-054449 · Mar 18, 2014 · national
Continuity (3)
Continuation 15082443 · Mar 28, 2016
Division 14293484 · Jun 2, 2014
Related Publication 20170243981A1 · Aug 24, 2017