IP Library Granted Patent US 9,934,158
Granted Patent B2
US 9,934,158 · App. 15/389,203 · Granted Apr 3, 2018

System and methods exchanging data between processors through concurrent shared memory

Inventors: Brent S. Baxter (Hillsboro, OR); Clifford D. Hall (Orangevale, CA); Prashant Sethi (Folsom, CA); William H. Clifford (Gig Harbor, WA)
Assignee: Intel Corporation
G06F12/1009G06F2212/65
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,934,158
App. No.
15/389,203
Granted
Apr 3, 2018
Kind
B2
Abstract

A method and apparatus for matching parent processor address translations to media processors' address translations and providing concurrent memory access to a plurality of media processors through separate translation table information. In particular, a page directory for a given media application is copied to a media processor's page directory when the media application allocates memory that is to be shared by a media application running on the parent processor and media processors.

Claims (29)

1. An apparatus, comprising:

a first processing unit, the first processing unit to generate a pointer to a virtual memory address, the first processing unit including a first translation logic to translate the virtual memory address to a physical memory address via use of the pointer and a page table mapping; and

a second processing unit coupled to the first processing unit, the second processing unit to receive the pointer and the page table mapping from the first processing unit, the second processing unit including a second translation logic to translate the virtual memory address to the physical memory address via use of the pointer and the page table mapping for the second processing unit to access the physical memory address.

2. The apparatus of claim 1 , comprising the physical memory address for a memory coupled with the first and second processing units.

3. The apparatus of claim 1 , the second processing unit to receive the page table mapping comprises control logic at the first processing unit to copy at least one of a page directory, or at least one page table for use by the second translation logic to translate the virtual memory address to the physical memory address via use of the pointer and the page table mapping for the second processing unit to access the physical memory address.

4. The apparatus of claim 1 , comprising the second processing unit to access the physical memory address to process media information.

5. The apparatus of claim 4 , the media information comprises at least one of video information or audio information.

6. The apparatus of claim 1 , comprising the first processing unit and the second processing unit to share the page table mapping.

7. The apparatus of claim 1 , comprising the first processing unit to translate the virtual memory address to the physical memory address via use of the pointer and the page table mapping for the first processing unit to access the physical memory address.

8. A method, comprising:

generating, at a first processor, a pointer to a virtual memory address, the virtual memory address translatable to a physical memory address using the pointer and a page table mapping;

receiving, at a second processor, the pointer and the page table mapping from the first processor;

translating, at the second processor, the virtual memory address to the physical memory address using the pointer and the page table mapping; and

accessing, at the second processor, the physical memory address for a memory coupled with the first and second processors.

9. The method of claim 8 , the page table mapping comprises a page directory and at least one page table, the method further comprising storing the page directory and the at least one page table in the memory.

10. The method of claim 8 , comprising the second processor accessing the physical memory address to process media information.

11. The method of claim 10 , the media information comprises at least one of video information or audio information.

12. The method of claim 8 , comprising the first processor and the second processor to share the page table mapping.

13. The method of claim 8 , comprising the first processor translating the virtual memory address to the physical memory address using the pointer and the page table mapping for the first processor to access the physical memory address.

14. At least one non-transitory machine readable medium having stored thereon one or more instructions that, when executed by a computing device, causes the computing device to:

generate, at a first processor, a pointer to a virtual memory address, the virtual memory address translatable to a physical memory address via use of the pointer and a page table mapping;

receive, at a second processor, the pointer and the page table mapping from the first processor;

translate, at the second processor, the virtual memory address to the physical memory address via use of the pointer and the page table mapping; and

access, at the second processor, the physical memory address for a memory coupled with the first and second processors.

15. The at least one non-transitory machine readable medium of claim 14 , the page table mapping comprises a page directory and at least one page table, the instructions to further cause the compute device to store the page directory and the at least one page table in the memory.

16. The at least one non-transitory machine readable medium of claim 14 , comprising the second processor to access the physical memory address to process media information.

17. The at least one non-transitory machine readable medium of claim 16 , the media information comprises at least one of video information or audio information.

18. The at least one non-transitory machine readable medium of claim 14 , comprising the first processor and the second processor to share the page table mapping.

19. The at least one non-transitory machine readable medium of claim 14 , comprising the first processor to translate the virtual memory address to the physical memory address via use of the pointer and the page table mapping for the first processor to access the physical memory address.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 7, 2017
From: BAXTER, BRENT S.; SETHI, PRASHANT; HALL, CLIFFORD D.; CLIFFORD, WILLIAM H.
To: INTEL CORPORATION
Reel/Frame 041483/0891 →
Continuity (5)
Continuation 14813444 · Jul 30, 2015
Continuation 14079843 · Nov 14, 2013
Continuation 12349080 · Jan 6, 2009
Continuation 11022503 · Dec 22, 2004
Related Publication 20170147505A1 · May 25, 2017