IP Library › Granted Patent US 9,947,695
Granted Patent B2
US 9,947,695 · App. 15/332,323 · Granted Apr 17, 2018

Driver circuit comprising semiconductor device

Inventors: Shunpei Yamazaki (Setagaya, JP); Jun Koyama (Sagamihara, JP); Masashi Tsubuku (Atsugi, JP); Kosei Noda (Atsugi, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
H01L27/1255G09G3/20G09G3/2092G09G3/3291G09G3/36G11C19/184G11C19/28H01L27/124H01L27/1222H01L27/1225H01L29/7869H03K17/161H03K19/00315H03K19/096G09G3/3233G09G3/3648G09G2300/0439G09G2300/08G09G2300/0842G09G2310/0267G09G2310/0275G09G2310/0286G09G2310/08
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,947,695
App. No.
15/332,323
Granted
Apr 17, 2018
Kind
B2
Abstract

Exemplary semiconductor devices include eight transistors and two capacitors interconnected in specific configurations. A display device may include a driver circuit having such a semiconductor device. An electronic device may also include such a semiconductor device and an input unit, LED lamp or speaker.

Claims (53)

1. A semiconductor device comprising:

first to eighth transistors,

first and second capacitors;

wherein one of source and drain of the first transistor is electrically connected to one of source and drain of the second transistor,

wherein one of source and drain of the third transistor is electrically connected to a gate of the first transistor,

wherein one of source and drain of the fourth transistor is electrically connected to a gate of the second transistor,

wherein a first electrode of the first capacitor is electrically connected to the gate of the second transistor,

wherein a second electrode of the first capacitor is electrically connected to the other of source and drain of the second transistor,

wherein one of source and drain of the fifth transistor is electrically connected to one of source and drain of the sixth transistor,

wherein one of source and drain of the seventh transistor is electrically connected to a gate of the fifth transistor,

wherein one of source and drain of the eighth transistor is electrically connected to a gate of the sixth transistor,

wherein a first electrode of the second capacitor is electrically connected to the gate of the sixth transistor,

wherein a second electrode of the second capacitor is electrically connected to the other of source and drain of the sixth transistor,

wherein power supply voltage is supplied to the other of source and drain of the second transistor,

wherein the power supply voltage is supplied to the other of source and drain of the sixth transistor,

wherein the one of source and drain of the first transistor is electrically connected to a first output terminal,

wherein the other of source and drain of the third transistor is electrically connected to a first input terminal,

wherein the one of source and drain of the fifth transistor is electrically connected to a second output terminal, and

wherein the other of source and drain of the seventh transistor is electrically connected to a second input terminal.

2. A display device comprising:

a driver circuit comprising the semiconductor device according to claim 1 ; and

a pixel electrically connected to the driver circuit.

3. An electronic device comprising:

the semiconductor device according to claim 1 ; and

an input unit, an LED lamp, or a speaker.

4. The semiconductor device according to claim 1 ,

wherein an off current per micrometer of a channel width of each of the first to eighth transistors is less than or equal to 1×10 −17 A/μm at room temperature.

5. A semiconductor device comprising:

first to eighth transistors,

first and second capacitors;

wherein one of source and drain of the first transistor is electrically connected to one of source and drain of the second transistor,

wherein one of source and drain of the third transistor is electrically connected to a gate of the first transistor,

wherein one of source and drain of the fourth transistor is electrically connected to a gate of the second transistor,

wherein a first electrode of the first capacitor is electrically connected to the gate of the second transistor,

wherein a second electrode of the first capacitor is electrically connected to the other of source and drain of the second transistor,

wherein one of source and drain of the fifth transistor is electrically connected to one of source and drain of the sixth transistor,

wherein one of source and drain of the seventh transistor is electrically connected to a gate of the fifth transistor,

wherein one of source and drain of the eighth transistor is electrically connected to a gate of the sixth transistor,

wherein a first electrode of the second capacitor is electrically connected to the gate of the sixth transistor,

wherein a second electrode of the second capacitor is electrically connected to the other of source and drain of the sixth transistor,

wherein the other of source and drain of the second transistor is electrically connected to the other of source and drain of the sixth transistor,

wherein the one of source and drain of the first transistor is electrically connected to a first output terminal,

wherein the other of source and drain of the third transistor is electrically connected to a first input terminal,

wherein the one of source and drain of the fifth transistor is electrically connected to a second output terminal, and

wherein the other of source and drain of the seventh transistor is electrically connected to a second input terminal.

6. A display device comprising:

a driver circuit comprising the semiconductor device according to claim 5 ; and

a pixel electrically connected to the driver circuit.

7. An electronic device comprising:

the semiconductor device according to claim 5 ; and

an input unit, an LED lamp, or a speaker.

8. The semiconductor device according to claim 5 ,

wherein an off current per micrometer of a channel width of each of the first to eighth transistors is less than or equal to 1×10 −17 A/μm at room temperature.

Priority Claims (1)
JP 2009-238918 · Oct 16, 2009 · national
Continuity (3)
Continuation 14570553 · Dec 15, 2014
Continuation 12902670 · Oct 12, 2010
Related Publication 20170040350A1 · Feb 9, 2017