IP Library › Granted Patent US 10,009,424
Granted Patent B2
US 10,009,424 · App. 15/183,139 · Granted Jun 26, 2018

Synchronous input/output initialization exchange sequences

Inventors: David F. Craddock (New Paltz, NY); Beth A. Glendening (Poughkeepsie, NY); Marco Kraemer (Sindelfingen, DE); Juan J. Ruiz (Tuscon, AZ)
Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATION
H04L67/1095G06F3/06H04L51/22H04L51/30H04L67/1097
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,009,424
App. No.
15/183,139
Granted
Jun 26, 2018
Kind
B2
Abstract

Aspects include for performing an initialization sequence by a first device to execute synchronous input/output (I/O) commands across a synchronous I/O link. The initialization sequence includes posting, by the first device, a first acknowledgement in response to a register area corresponding to a second device being updated with first information according to a first synchronization sequence, the first information comprising a worldwide node name of the second device and posting, by the first device, a second acknowledgement in response the register area being updated with second information according to a second synchronization sequence, the second information comprising mailbox information. The initialization sequence also includes performing, by the first device, a third synchronization sequence to provide a worldwide node name of the first device; and performing, by the first device, a fourth synchronization sequence to provide a status area address.

Claims (19)

1. A method for performing an initialization sequence by a first device to execute synchronous input/output (I/O) commands across a synchronous I/O link, the first device comprising a processor coupled to a memory, the method comprising:

posting, by the first device, a first acknowledgement in response to a register area corresponding to a second device being updated with first information according to a first synchronization sequence, the first information comprising a worldwide node name of the second device;

posting, by the first device, a second acknowledgement in response the register area being updated with second information according to a second synchronization sequence, the second information comprising mailbox information;

performing, by the first device, a third synchronization sequence to provide a worldwide node name of the first device; and

performing, by the first device, a fourth synchronization sequence to provide a status area address,

wherein the worldwide node name of the second device, the worldwide node name of the first device, the mailbox information, the status area address are utilized to execute the synchronous I/O commands across the synchronous I/O link.

2. The method of claim 1 , wherein the first device is a server.

3. The method of claim 1 , wherein the second device is a storage control unit.

4. The method of claim 1 , wherein the posting of the first acknowledgement initiates the second device to execute the second synchronization sequence.

5. The method of claim 1 , further comprising:

receiving a third acknowledgement in response to completing the third synchronization sequence.

6. The method of claim 1 , further comprising:

receiving a value in a synchronous operation and acknowledgement field of the register area, the value specifying that the first information is present and valid; and

posting the first acknowledgement in response to receiving the value.

7. The method of claim 1 , wherein the mailbox comprises a mailbox base address register through which a mailbox is written by the first device via the synchronous I/O commands.

8. The method of claim 1 , wherein the status area address specifies an address of a status area of the first device.

9. The method of claim 1 , further comprising:

restarting the initialization sequence upon detection of an error,

wherein the initialization sequence includes the first, second, third, and fourth synchronization sequences.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 15, 2016
From: CRADDOCK, DAVID F.; GLENDENING, BETH A.; KRAEMER, MARCO; RUIZ, JUAN J.
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 038923/0384 →
Continuity (2)
Continuation 14872968 · Oct 1, 2015
Related Publication 20170099256A1 · Apr 6, 2017
Cited By (1)
US 12,547,561