IP Library › Granted Patent US 10,026,848
Granted Patent B2
US 10,026,848 · App. 15/168,293 · Granted Jul 17, 2018

Semiconductor device

Inventor: Atsushi Umezaki (Kanagawa, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
H01L29/7869G09G3/20G09G3/3648G11C19/28H01L21/477H01L27/127H01L27/1255G09G2300/04G09G2310/0275
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,026,848
App. No.
15/168,293
Granted
Jul 17, 2018
Kind
B2
Abstract

One of the objects is to improve display quality by reduction in malfunctions of a circuit. In a driver circuit formed using a plurality of pulse output circuits having first to third transistors and first to fourth signal lines, a first clock signal is supplied to the first signal line; a preceding stage signal is supplied to the second signal line; a second clock signal is supplied to the third signal line; an output signal is output from the fourth signal line. Duty ratios of the first clock signal and the second clock signal are different from each other. A period during which the second clock signal is changed from an L-level signal to an H-level signal after the first clock signal is changed from an H-level signal to an L-level signal is longer than a period during which the preceding stage signal is changed from an L-level signal to an H-level signal.

Claims (16)

1. A semiconductor device comprising:

a pulse output circuit comprising a first transistor, a second transistor, and a third transistor,

wherein a gate of the first transistor, one of a source and a drain of the second transistor, and one of a source and a drain of the third transistor are directly connected to each other,

wherein one of a source and a drain of the first transistor is electrically connected to a signal line to which a clock signal is input, and

wherein the other of the source and the drain of the second transistor and the other of the source and the drain of the third transistor are arranged so that an output signal from a pulse output circuit in the preceding stage is input.

2. The semiconductor device according to claim 1 , wherein each of the first transistor, the second transistor, and the third transistor includes a channel portion including an oxide semiconductor.

3. The semiconductor device according to claim 2 , wherein the oxide semiconductor is InGaZnO.

4. The semiconductor device according to claim 1 , wherein the other of the source and the drain of the third transistor is directly connected to the other of the source and the drain of the second transistor.

5. A semiconductor device comprising:

a first transistor, a second transistor, and a third transistor,

wherein a gate of the first transistor, one of a source and a drain of the second transistor, and one of a source and a drain of the third transistor are electrically connected to each other,

wherein the second transistor is a diode-connected transistor, and a gate of the second transistor is electrically connected to the other of the source and the drain of the second transistor, and

wherein the third transistor is a diode-connected transistor, and a gate of the third transistor is electrically connected to the one of the source and the drain of the third transistor.

6. The semiconductor device according to claim 5 , wherein the gate of the first transistor, the one of the source and the drain of the second transistor, and the one of the source and the drain of the third transistor are directly connected to each other.

7. The semiconductor device according to claim 5 , wherein each of the first transistor, the second transistor, and the third transistor includes a channel portion including an oxide semiconductor.

8. The semiconductor device according to claim 7 , wherein the oxide semiconductor is InGaZnO.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 8, 2016
From: UMEZAKI, ATSUSHI
To: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
Reel/Frame 039105/0890 →
Priority Claims (1)
JP 2009-077955 · Mar 27, 2009 · national
Continuity (3)
Continuation 13975422 · Aug 26, 2013
Continuation 12731722 · Mar 25, 2010
Related Publication 20160276490A1 · Sep 22, 2016
Cited By (2)
US 12,294,031 US 12,512,051