IP Library › Granted Patent US 10,115,771
Granted Patent B2
US 10,115,771 · App. 15/791,514 · Granted Oct 30, 2018

Semiconductor memory device and method of manufacturing the same

Inventor: Takuya Konno (Yokkaichi, JP)
Assignee: TOSHIBA MEMORY CORPORATION
H01L27/2463G11C13/0002H01L45/1608
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,115,771
App. No.
15/791,514
Granted
Oct 30, 2018
Kind
B2
Abstract

According to an embodiment, a semiconductor memory device comprises first wiring lines, second wiring lines, and first variable resistance elements. The first wiring lines are arranged in a first direction and have as their longitudinal direction a second direction intersecting the first direction. The second wiring lines are arranged in the second direction and have the first direction as their longitudinal direction. The first variable resistance elements are respectively provided at intersections of the first wiring lines and the second wiring lines. In addition, this semiconductor memory device comprises a first contact extending in a third direction that intersects the first direction and second direction and having one end thereof connected to the second wiring line. The other end and a surface intersecting the first direction of this first contact are covered by a first conductive layer.

Claims (22)

1. A memory device comprising:

a substrate;

a first wiring extending in a first direction;

a second wiring being provided between the substrate and the first wiring extending in the first direction, the second wiring being located away from the first wiring in a second direction crossing the first direction and perpendicular to the substrate;

a third wiring being provided between the first wiring and the second wiring, the third wiring extending in a third direction crossing the first and the second directions, the third direction being parallel to the substrate;

a first variable resistance element being provided between the first wiring and the third wiring;

a second variable resistance element being provided between the second wiring and the third wiring;

a first contact extending in the second direction, one end of the first contact being connected to the first wiring, and a length between the first contact and the third wiring in the first direction being a first length and a length between the first contact and the second wiring in the first direction being a second length shorter than the first length;

a second contact being located below the second wiring in the second direction, one end of the second contact being connected to the other end of the first contact, and the second contact extending in the second direction; and

a third contact being connected to the second wiring, the third contact extending in the second direction, and a length between the second contact and the third contact in the first direction being a third length longer than the second length.

2. The semiconductor memory device according to claim 1 , wherein

the second wiring is shorter than the first wiring in the first direction.

3. The semiconductor memory device according to claim 1 , further comprising

a first film being provided on the first wiring.

4. The semiconductor memory device according to claim 1 , wherein

the first film includes a nitride.

5. The semiconductor memory device according to claim 1 , further comprising

an insulating film being provided between the first contact and the second wiring.

6. The semiconductor memory device according to claim 1 , wherein

a fourth length in the second direction from a connecting surface of the first wiring and the first contact to a connecting surface of the second contact and the first contact is longer than a fifth length in the second direction from the first wiring to the third wiring.

7. The semiconductor memory device according to claim 1 , wherein

the second contact is provided in a first layer different from a second layer in which the second wiring is provided.

Assignments (3)
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: K.K. PANGEA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 055669/0401 →
MERGER Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: K.K. PANGEA
Reel/Frame 055659/0471 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: KIOXIA CORPORATION
Reel/Frame 055669/0001 →
Continuity (3)
Continuation 15077026 · Mar 22, 2016
Provisional Application 62212056 · Aug 31, 2015
Related Publication 20180047786A1 · Feb 15, 2018