IP Library › Granted Patent US 10,134,837
Granted Patent B1
US 10,134,837 · App. 15/638,874 · Granted Nov 20, 2018

Porous silicon post processing

Inventors: Stephen Alan Fanelli (San Marcos, CA); Richard Hammond (Stoke-on-Trent, GB)
Assignee: QUALCOMM Incorporated
H01L29/0649H01L21/265H01L21/3063H01L21/76256
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,134,837
App. No.
15/638,874
Granted
Nov 20, 2018
Kind
B1
Abstract

A semiconductor on insulator (SOI) device may include a semiconductor handle substrate. The semiconductor hand may include a porous semiconductor layer, and an etch stop layer proximate the porous semiconductor layer. The SOI may also include an insulator layer on the etch stop layer. The SOI may further include a device semiconductor layer on the insulator layer.

Claims (20)

1. A semiconductor on insulator (SOI) device, comprising:

a semiconductor handle substrate comprising a porous semiconductor layer, and an etch stop layer proximate the porous semiconductor layer;

an insulator layer on the etch stop layer;

a bulk semiconductor layer between the insulator layer and the etch stop layer; and

a device semiconductor layer on the insulator layer.

2. The device of claim 1 , in which the etch stop layer comprises implanted germanium.

3. The device of claim 1 , in which the etch stop layer comprises a trap rich layer.

4. The device of claim 1 , in which the device semiconductor layer comprises radio frequency (RF) switch devices.

5. The device of claim 1 , in which the etch stop layer comprises a counter-doped layer.

6. The device of claim 5 , further comprising a trap rich layer as the bulk semiconductor layer between the insulator layer and the counter-doped layer.

7. The device of claim 1 , integrated into an RF front end module, the RF front end module incorporated into at least one of a music player, a video player, an entertainment unit, a navigation device, a communications device, a personal digital assistant (PDA), a fixed location data unit, a mobile phone, and a portable computer.

8. A semiconductor on insulator (SOI) device, comprising:

an insulator layer having a backside surface on a semiconductor handle substrate;

a device semiconductor layer on a front-side surface of the insulator layer; and

the semiconductor handle substrate including an etch stop layer proximate the insulator layer and a bulk semiconductor layer between the insulator layer and the etch stop layer, the semiconductor handle substrate comprising means for reducing radio frequency (RF) harmonics contacting the etch stop layer.

9. The device of claim 8 , in which the etch stop layer comprises implanted germanium.

10. The device of claim 8 , in which the etch stop layer comprises a trap rich layer.

11. The device of claim 8 , in which the device semiconductor layer comprises radio frequency (RF) switch devices.

12. The device of claim 8 , in which the etch stop layer comprises a counter-doped layer.

13. The device of claim 8 , integrated into an RF front end module, the RF front end module incorporated into at least one of a music player, a video player, an entertainment unit, a navigation device, a communications device, a personal digital assistant (PDA), a fixed location data unit, a mobile phone, and a portable computer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 3, 2017
From: FANELLI, STEPHEN ALAN; HAMMOND, RICHARD
To: QUALCOMM INCORPORATED
Reel/Frame 043191/0067 →
Cited By (4)
US 12,368,056 US 12,482,731 US 12,740,412 US 12,740,445