IP Library Granted Patent US 10,141,387
Granted Patent B2
US 10,141,387 · App. 15/441,329 · Granted Nov 27, 2018

Display device

Inventors: Chandra Lius (Miao-Li County, TW); Kuanfeng Lee (Miao-Li County, TW); Nai-Fang Hsu (Miao-Li County, TW)
Assignee: INNOLUX CORPORATION
H01L27/3262H01L27/1214H01L27/3248H01L27/3272H01L27/1225H01L27/1251H01L29/7869H01L29/78645H01L29/78648H01L29/78672H01L29/78696
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,141,387
App. No.
15/441,329
Granted
Nov 27, 2018
Kind
B2
Abstract

A display device is disclosed, which includes: a substrate; a light emitting diode disposed above the substrate; a first transistor disposed above the substrate; and a second transistor disposed above the substrate. The first transistor includes: a first semiconductor layer; a first top gate electrode disposed above the first semiconductor layer; a first bottom gate electrode disposed under the first semiconductor layer; a first source electrode electrically connected to the first semiconductor layer; and a first drain electrode electrically connected to the first semiconductor layer, wherein the first drain electrode is electrically connected to the light emitting diode. In addition, the second transistor includes: a second semiconductor layer. Herein, one of the first semiconductor layer and the second semiconductor layer includes a first silicon semiconductor layer, and the other includes a first oxide semiconductor layer.

Claims (14)

1. A display device, comprising: a substrate; a light emitting diode disposed above the substrate; a first transistor disposed above the substrate and comprising: a first semiconductor layer; a first top gate electrode disposed above the first semiconductor layer; a first bottom gate electrode disposed under the first semiconductor layer; a first source electrode electrically connected to the first semiconductor layer; and a first drain electrode electrically connected to the first semiconductor layer, wherein the first drain electrode is electrically connected to the light emitting diode; and a second transistor disposed above the substrate and comprising a second semiconductor layer; wherein one of the first semiconductor layer and the second semiconductor layer comprises a first silicon semiconductor layer, and the other comprises a first oxide semiconductor layer, wherein the second transistor further comprises a first gate electrode and a second gate electrode, the first gate electrode is disposed above the second semiconductor layer, and the second gate electrode is disposed under the second semiconductor layer, wherein the second transistor further comprises a second drain electrode electrically connected to the second semiconductor layer, and the second drain electrode is electrically connected to the first source electrode through a conductive line or by direct contact, wherein the second transistor further comprises a second source electrode electrically connected to the second semiconductor layer, and the second source electrode is electrically connected to the first drain electrode through a conductive line or by direct.

2. The display device of claim 1 , wherein the first semiconductor layer comprises the first silicon semiconductor layer and the second semiconductor layer comprises the first oxide semiconductor layer.

3. The display device of claim 1 , wherein the first semiconductor layer comprises the first oxide semiconductor layer and the second semiconductor layer comprises the first silicon semiconductor layer.

4. The display device of claim 1 , wherein the first source electrode and the first drain electrode are disposed below the first top gate electrode.

5. The display device of claim 1 , wherein the second semiconductor layer comprises two second semiconductor regions, and the two second semiconductor regions respectively overlap the first gate electrode and the second gate electrode.

6. The display device of claim 1 , wherein the second transistor further comprises a seventh gate electrode, and the seventh gate electrode is disposed under the second semiconductor layer.

7. The display device of claim 1 , wherein the second semiconductor layer comprises the first silicon semiconductor layer.

8. The display device of claim 1 , wherein the first source electrode, the first drain electrode and the first semiconductor layer are integrated.

9. The display device of claim 1 , further comprising a third transistor which is disposed above the substrate, wherein the third transistor comprises a third semiconductor layer, a third gate electrode and a fourth gate electrode, and the third gate electrode and the fourth gate electrode are disposed above the third semiconductor layer.

10. The display device of claim 9 , wherein the third semiconductor layer comprises a second silicon semiconductor layer or a second oxide semiconductor layer.

11. The display device of claim 1 , further comprising a fourth transistor which is disposed above the substrate, wherein the fourth transistor comprises a fourth semiconductor layer, a fifth gate electrode and a sixth gate electrode, the fifth gate electrode is disposed above the fourth semiconductor layer, and the sixth gate electrode is disposed under the fourth semiconductor layer.

12. The display device of claim 11 , wherein the fourth semiconductor layer comprises a third oxide semiconductor layer or a third silicon semiconductor layer.

13. The display device of claim 1 , further comprising a first capacitor, wherein the first capacitor comprises a capacitor electrode, and the capacitor electrode and the first drain electrode partially overlap.

14. The display device of claim 1 , further comprising a second capacitor, wherein the second capacitor comprises a fifth semiconductor layer, and the fifth semiconductor layer and the first top gate electrode partially overlap.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 24, 2017
From: LIUS, CHANDRA; LEE, KUANFENG; HSU, NAI-FANG
To: INNOLUX CORPORATION
Reel/Frame 041365/0899 →
Continuity (4)
Provisional Application 62319965 · Apr 8, 2016
Provisional Application 62337384 · May 17, 2016
Provisional Application 62382281 · Sep 1, 2016
Related Publication 20170294497A1 · Oct 12, 2017
Cited By (3)
US 12,396,329 US 12,563,836 US 12,628,507