IP Library › Granted Patent US 10,141,452
Granted Patent B2
US 10,141,452 · App. 15/864,033 · Granted Nov 27, 2018

Semiconductor device, manufacturing method thereof, and electronic device

Inventors: Daigo Ito (Kanagawa, JP); Daisuke Matsubayashi (Kanagawa, JP); Masaharu Nagai (Kanagawa, JP); Yoshiaki Yamamoto (Tokyo, JP); Takashi Hamada (Kanagawa, JP); Yutaka Okazaki (Kanagawa, JP); Shinya Sasagawa (Kanagawa, JP); Motomu Kurata (Kanagawa, JP); Naoto Yamade (Kanagawa, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
H01L29/78693H01L21/425H01L21/46H01L27/1207H01L27/1225H01L27/1262H01L29/42384H01L29/4908H01L29/66969H01L29/7854H01L29/7855H01L29/7869H01L29/78618H01L29/78648H01L29/78696H01L29/24H01L29/7782
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,141,452
App. No.
15/864,033
Granted
Nov 27, 2018
Kind
B2
Abstract

A semiconductor device includes a first insulating layer over a substrate, a first metal oxide layer over the first insulating layer, an oxide semiconductor layer over the first metal oxide layer, a second metal oxide layer over the oxide semiconductor layer, a gate insulating layer over the second metal oxide layer, a second insulating layer over the second metal oxide layer, and a gate electrode layer over the gate insulating layer. The gate insulating layer includes a region in contact with a side surface of the gate electrode layer. The second insulating layer includes a region in contact with the gate insulating layer. The oxide semiconductor layer includes first to third regions. The first region includes a region overlapping with the gate electrode layer. The second region, which is between the first and third regions, includes a region overlapping with the gate insulating layer or the second insulating layer. The second and third regions each include a region containing an element N (N is phosphorus, argon, or xenon).

Claims (46)

1. A method for manufacturing a semiconductor device comprising the steps of:

forming an insulating layer over an oxide semiconductor layer;

forming a groove in the insulating layer;

forming a conductive film over the insulating layer such that a part of the conductive film is provided in the groove;

forming a gate electrode layer by removing the conductive film partially such that the part of the conductive film remains in the groove;

etching the insulating layer such that at least part of the insulating layer which overlaps the oxide semiconductor layer is removed after forming the gate electrode layer; and

forming a source region and a drain region by adding an ion to the oxide semiconductor layer using the gate electrode layer as a mask after etching the insulating layer.

2. The method for manufacturing a semiconductor device, according to claim 1 ,

wherein phosphorus, argon, or xenon is added as the ion.

3. The method for manufacturing a semiconductor device, according to claim 1 ,

wherein a dose of the ion added is greater than or equal to 1×10 14 ions/cm 2 and less than or equal to 5×10 16 ions/cm 2 .

4. The method for manufacturing a semiconductor device, according to claim 1 ,

wherein the oxide semiconductor layer is formed over a substrate, and

wherein the semiconductor device comprises a region where an angle between a tangent of a side surface of the gate electrode layer and a bottom surface of the substrate is greater than or equal to 60° and less than or equal to 85°.

5. A method for manufacturing a semiconductor device comprising the steps of:

forming an oxide semiconductor layer;

forming a metal oxide film over the oxide semiconductor layer;

forming an insulating layer over the metal oxide film;

forming a groove in the insulating layer;

forming an insulating film over the insulating layer such that a part of the insulating film is provided in the groove;

forming a conductive film over the insulating film such that a part of the conductive film is provided in the groove;

forming a gate electrode layer by removing the conductive film partially and the insulating film such that the part of the conductive film remains in the groove;

removing the insulating layer after forming the gate electrode layer; and

forming a source region and a drain region by adding an ion to the oxide semiconductor layer using the gate electrode layer as a mask after removing the insulating layer.

6. The method for manufacturing a semiconductor device, according to claim 5 ,

wherein phosphorus, argon, or xenon is added as the ion.

7. The method for manufacturing a semiconductor device, according to claim 5 ,

wherein a dose of the ion added is greater than or equal to 1×10 14 ions/cm 2 and less than or equal to 5×10 16 ions/cm 2 .

8. The method for manufacturing a semiconductor device, according to claim 5 ,

wherein the oxide semiconductor layer is formed over a substrate, and

wherein the semiconductor device comprises a region where an angle between a tangent of a side surface of the gate electrode layer and a bottom surface of the substrate is greater than or equal to 60° and less than or equal to 85°.

9. A method for manufacturing a semiconductor device comprising the steps of:

forming an insulating layer over an oxide semiconductor layer;

forming a resist mask by electron beam exposure;

forming a groove in the insulating layer by etching the insulating layer using the resist mask;

forming a conductive film over the insulating layer such that a part of the conductive film is provided in the groove;

forming a gate electrode layer by performing planarization treatment on the conductive film to remove the conductive film partially such that the part of the conductive film remains in the groove;

removing the insulating layer after forming the gate electrode layer; and

forming a source region and a drain region by adding an ion to the oxide semiconductor layer using the gate electrode layer as a mask after removing the insulating layer.

10. The method for manufacturing a semiconductor device, according to claim 9 ,

wherein phosphorus, argon, or xenon is added as the ion.

11. The method for manufacturing a semiconductor device, according to claim 9 ,

wherein a dose of the ion added is greater than or equal to 1×10 14 ions/cm 2 and less than or equal to 5×10 16 ions/cm 2 .

12. The method for manufacturing a semiconductor device, according to claim 9 ,

wherein the oxide semiconductor layer is formed over a substrate, and

wherein the semiconductor device comprises a region where an angle between a tangent of a side surface of the gate electrode layer and a bottom surface of the substrate is greater than or equal to 60° and less than or equal to 85°.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 21, 2018
From: ITO, DAIGO; MATSUBAYASHI, DAISUKE; NAGAI, MASAHARU; YAMAMOTO, YOSHIAKI; HAMADA, TAKASHI; OKAZAKI, YUTAKA; SASAGAWA, SHINYA; KURATA, MOTOMU; YAMADE, NAOTO
To: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
Reel/Frame 044994/0493 →
Priority Claims (3)
JP 2015-123865 · Jun 19, 2015 · national
JP 2015-124067 · Jun 19, 2015 · national
JP 2016-101672 · May 20, 2016 · national
Continuity (3)
Continuation 15628699 · Jun 21, 2017
Division 15182812 · Jun 15, 2016
Related Publication 20180197997A1 · Jul 12, 2018
Cited By (1)
US 12,349,415