IP Library Granted Patent US 10,147,465
Granted Patent B2
US 10,147,465 · App. 15/490,536 · Granted Dec 4, 2018

System and method of command based and current limit controlled memory device power up

Inventors: Ted Pekny (Sunnyvale, CA); Jeff Yu (Fremont, CA)
Assignee: Micron Technology, Inc.
G11C5/147G06F1/3275G11C5/14G11C5/148G11C7/20
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,147,465
App. No.
15/490,536
Granted
Dec 4, 2018
Kind
B2
Abstract

Devices and systems for powering up a memory device, for example, are disclosed. One such memory device includes power up circuitry configured to receive an external power supply and to provide an internal power supply to the memory device upon receipt of a command. The power up circuitry may be configured to provide the internal power supply limited to a peak current, or may be configured to provide the internal power supply not limited to a peak current. The memory device may be, for example, a synchronous dynamic random access memory (SDRAM) device or Flash memory.

Claims (21)

1. A method comprising:

powering a memory device with a current limit controlled power supply from power up circuitry on the memory device, wherein the power up circuitry is configured to supply the current limit controlled power supply wherein the current limit controlled power supply comprises a peak current limit between 4 milliamps (mA) and 20 mA.

2. The method of claim 1 , comprising receiving an external power supply using the power up circuitry of the memory device.

3. The method of claim 1 , comprising supplying a non-current-limited controlled power supply to the memory device after supplying the current limit controlled power supply for a predetermined amount of time.

4. The method of claim 3 , comprising resetting latches of at least a portion of the memory device before supplying the non-current-limited controlled power supply.

5. A method comprising:

powering a memory device with a current limit controlled power supply from power up circuitry on the memory device, wherein the power up circuitry is configured to supply the current limit controlled power supply; and

mirroring a reference current from a current source to supply the current limit controlled power supply from the power up circuitry.

6. A method, comprising:

receiving an external power supply;

powering a first portion of a memory device;

receiving a command;

powering a second portion of the memory device, wherein powering the second portion of the memory device, comprises supplying a current limit controlled power supply from power up circuitry on the memory device; and

mirroring a reference current from a current source to supply the current limit controlled power supply from the power up circuitry to the second portion of the memory device.

7. The method of claim 6 , comprising regulating the external power supply in an internal vcc regulator with current control to limit the current limit controlled power supply to a peak current limit.

8. The method of claim 6 , comprising receiving an additional command and supplying a non-current-limited controlled power supply to the second portion of the memory.

9. A method, comprising:

receiving an external power supply;

powering a first portion of a memory device;

receiving a command; and

powering a second portion of the memory device, wherein powering the second portion of the memory device, comprises supplying a current limit controlled power supply from power up circuitry on the memory device, wherein the peak current limit is between 4 milliamps (mA) and 20 mA.

Assignments (4)
RELEASE OF SECURITY INTEREST Recorded Nov 12, 2019
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
Reel/Frame 051028/0001 →
RELEASE OF SECURITY INTEREST Recorded Oct 9, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050702/0451 →
SECURITY INTEREST Recorded Jul 13, 2018
From: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 047540/0001 →
SUPPLEMENT NO. 4 TO PATENT SECURITY AGREEMENT Recorded May 4, 2017
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 042405/0909 →
Continuity (3)
Division 15058009 · Mar 1, 2016
Division 12112831 · Apr 30, 2008
Related Publication 20170221532A1 · Aug 3, 2017