IP Library Granted Patent US 10,161,901
Granted Patent B2
US 10,161,901 · App. 14/961,588 · Granted Dec 25, 2018

Dual gate biologically sensitive field effect transistor

Inventors: Yu-Jie Huang (Kaohsiung, TW); Jui-Cheng Huang (Hsinchu, TW); Cheng-Hsiang Hsieh (Taipei, TW)
Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.
G01N27/4145G01N27/4148
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,161,901
App. No.
14/961,588
Granted
Dec 25, 2018
Kind
B2
Abstract

A biologically sensitive field effect transistor includes a substrate, a first control gate and a second control gate. The substrate has a first side and a second side opposite to the first side, a source region and a drain region. The first control gate is disposed on the first side of the substrate. The second control gate is disposed on the second side of the substrate. The second control gate includes a sensing film disposed on the second side of the substrate. A voltage biasing between the source region and the second control gate is smaller than a threshold voltage of the second control gate.

Claims (36)

1. A sensing circuit, comprising:

a biologically sensitive field effect transistor (BioFET) comprising:

a substrate having a first side and a second side opposite to the first side, the substrate having a source region and a drain region,

a first control gate disposed on the first side of the substrate, and

a second control gate disposed on the second side of the substrate, the second control gate including a sensing film disposed on the second side of the substrate; and

a storage unit coupled to the first control gate and configured to store a difference between a first threshold voltage of the first control gate and a second threshold voltage of the second control gate.

2. The sensing circuit of claim 1 , wherein the first control gate comprises a gate dielectric layer and an interconnect layer disposed in the gate dielectric layer.

3. The sensing circuit of claim 1 , wherein the second threshold voltage of the second control gate is smaller than 0.5 V.

4. The sensing circuit of claim 1 , wherein the BioFET further comprises a buried oxide layer disposed on the second side of the substrate, wherein an opening is formed in the buried oxide layer to expose the second side of the substrate and aligned with the first control gate.

5. The sensing circuit of claim 4 , wherein the sensing film is conformingly disposed on the buried oxide layer and lining the exposed second side of the substrate.

6. The sensing circuit of claim 1 , wherein the first control gate and the second control gate have the same source region and drain region.

7. The sensing circuit of claim 1 , wherein the first control gate is a metal-oxide semiconductor control gate, and the second control gate is a fluidic control gate.

8. The sensing circuit of claim 7 , wherein the fluidic control gate comprises an analyte solution and a reference electrode disposed in the analyte solution.

9. A sensing circuit, comprising:

a biologically sensitive field effect transistor (BioFET) comprising:

a substrate having a first side and a second side opposite to the first side, the substrate having a channel region, a source region, and a drain region,

a first control gate disposed on the first side of the substrate,

a buried oxide layer disposed on the second side of the substrate, wherein an opening is formed in the buried oxide layer to expose the second side of the substrate, and

a second control gate disposed on the second side of the substrate, wherein the second control gate comprises a sensing film disposed on a bottom surface of the opening; and

a storage unit coupled to the first control gate and configured to store a difference between a first threshold voltage of the first control gate and a second threshold voltage of the second control gate.

10. The sensing circuit of claim 9 , wherein the sensing film is disposed only on the bottom surface of the opening.

11. The sensing circuit of claim 9 , wherein the sensing film is disposed on sidewalls of the opening.

12. The sensing circuit of claim 9 , wherein the sensing film completely covers the channel region and partially covers the source region and the drain region.

13. The sensing circuit of claim 9 , wherein the first control gate comprises a gate dielectric layer and an interconnect layer disposed in the gate dielectric layer.

14. The sensing circuit of claim 9 , wherein the threshold voltage of the second control gate is smaller than 0.5 V.

15. The sensing circuit of claim 9 , wherein the threshold voltage of the second control gate is about 0.5 V.

16. The sensing circuit of claim 9 , wherein the first control gate and the second control gate have the same source region and drain region.

17. The sensing circuit of claim 9 , wherein the first control gate is a metal-oxide semiconductor control gate, and the second control gate is a fluidic control gate.

18. The sensing circuit of claim 17 , wherein the fluidic control gate comprises an analyte solution and a reference electrode disposed in the analyte solution.

19. A method for operating a transistor, comprising:

providing the transistor, wherein the transistor comprises:

a substrate having a first side and a second side opposite to the first side, the substrate having a channel region, a source region, and a drain region,

a first control gate disposed on the first side of the substrate, and

a second control gate disposed on the second side of the substrate, the second control gate including a sensing film disposed on the second side of the substrate; and

applying a bias voltage between the source region and the second control gate, wherein the bias voltage is smaller than a threshold voltage of the second control gate.

20. The method of claim 19 , wherein the threshold voltage of the second control gate is about 0.5 V.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 21, 2015
From: HUANG, YU-JIE; HUANG, JUI-CHENG; HSIEH, CHENG-HSIANG
To: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
Reel/Frame 037345/0064 →
Continuity (1)
Related Publication 20170160226A1 · Jun 8, 2017
Cited By (4)
US 12,352,724 US 12,361,745 US 12,469,324 US 12,607,595