IP Library › Granted Patent US 10,256,100
Granted Patent B2
US 10,256,100 · App. 14/969,053 · Granted Apr 9, 2019

Manufacturing method of semiconductor device and semiconductor device

Inventors: Tomohiro Hirai (Ibaraki, JP); Hiroshi Kawaguchi (Ibaraki, JP)
Assignee: Renesas Electronics Corporation
H01L21/28114H01L21/3006H01L21/30604H01L21/324H01L21/3245H01L21/76897H01L23/535H01L29/201H01L29/402H01L29/4238H01L29/66446H01L29/66462H01L29/7786H01L29/78H01L29/2003H01L29/41758H01L29/4236
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,256,100
App. No.
14/969,053
Granted
Apr 9, 2019
Kind
B2
Abstract

The present invention makes it possible to improve the characteristic of a semiconductor device using a nitride semiconductor. An electrically-conductive film is formed above a gate electrode above a substrate with an interlayer insulation film interposed and a source electrode coupled to a barrier layer on one side of the gate electrode and a drain electrode coupled to the barrier layer on the other side of the gate electrode are formed by etching the electrically-conductive film. On this occasion, the source electrode is etched so as to have a shape extending beyond above the gate electrode to the side of the drain electrode and having a gap (opening) above the gate electrode. Successively, hydrogen annealing is applied to the substrate. In this way, by forming the gap at a source field plate section of the source electrode, it is possible to efficiently supply hydrogen in the region where a channel is formed in the hydrogen annealing process.

Claims (20)

1. A semiconductor device comprising:

a first nitride semiconductor layer formed above a substrate;

a second nitride semiconductor layer being formed over the first nitride semiconductor layer and having an electron affinity smaller than the first nitride semiconductor layer;

a trench penetrating the second nitride semiconductor layer and reaching the middle of the first nitride semiconductor layer;

a gate electrode being formed over the second nitride semiconductor layer with a gate insulation film interposed between the gate electrode and the second nitride semiconductor layer and the gate electrode extending in a first direction;

a first electrode coupled to the second nitride semiconductor layer on one side of the gate electrode; and

a second electrode coupled to the second nitride semiconductor layer on the other side of the gate electrode,

wherein the first electrode is formed above the gate electrode with a first insulation film interposed between the first electrode and the gate electrode, the first electrode extends beyond the gate electrode in a second direction intersecting with the first direction, and the first electrode has a hole,

wherein the length of the hole in the first direction is larger than the length of the trench in the first direction, and

wherein the width of the hole in the second direction is larger than the width of the trench in the second direction and smaller than the width of the gate electrode in the second direction.

2. A semiconductor device according to claim 1 , wherein the hole is arranged above the gate electrode.

3. A semiconductor device comprising:

a first nitride semiconductor layer formed above a substrate;

a second nitride semiconductor layer being formed over the first nitride semiconductor layer and having an electron affinity smaller than the first nitride semiconductor layer;

a trench penetrating the second nitride semiconductor layer and reaching the middle of the first nitride semiconductor layer;

a gate electrode being formed over the second nitride semiconductor layer with a gate insulation film interposed between the gate electrode and the second nitride semiconductor layer and the gate electrode extending in a first direction;

a first electrode coupled to the second nitride semiconductor layer on one side of the gate electrode; and

a second electrode coupled to the second nitride semiconductor layer on the other side of the gate electrode,

wherein the first electrode is formed above the gate electrode with a first insulation film interposed between the first electrode and the gate electrode, the first electrode extends beyond the gate electrode in a second direction intersecting with the first direction, and the first electrode has a plurality of holes, and

wherein the width of each of the plurality of holes in the second direction is larger than the width of the trench in the second direction and smaller than the width of the gate electrode in the second direction.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 15, 2015
From: HIRAI, TOMOHIRO; KAWAGUCHI, HIROSHI
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 037292/0279 →
Priority Claims (1)
JP 2015-040075 · Mar 2, 2015 · national
Continuity (1)
Related Publication 20160260615A1 · Sep 8, 2016
Cited By (2)
US 12,349,386 US 12,727,185