IP Library › Granted Patent US 10,269,623
Granted Patent B2
US 10,269,623 · App. 15/573,457 · Granted Apr 23, 2019

Image tone-reversal with a dielectric using bottom-up cross-linking for back end of line (BEOL) interconnects

Inventors: Robert L. Bristol (Portland, OR); James M. Blackwell (Portland, OR); Rami Hourani (Portland, OR)
Assignee: Intel Corporation
H01L21/76816H01L21/02126H01L21/02211H01L21/02282H01L21/02304H01L21/0335H01L21/76801H01L21/76808H01L21/76897H01L2224/16225
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,269,623
App. No.
15/573,457
Granted
Apr 23, 2019
Kind
B2
Abstract

Image tone-reversal with a dielectric using bottom-up cross-linking for back end of line (BEOL) interconnects is described. In an example, a semiconductor structure including a metallization layer includes a plurality of trenches in an interlayer dielectric (ILD) layer above a substrate. A pre-catalyst layer is on sidewalls of one or more, but not all, of the plurality of trenches. Cross-linked portions of a dielectric material are proximate the pre-catalyst layer, in the one or more of the plurality of trenches. Conductive structures are in remaining ones of the trenches.

Claims (9)

1. A semiconductor structure comprising a metallization layer, the metallization layer comprising:

a plurality of trenches in an interlayer dielectric (ILD) layer above a substrate;

a pre-catalyst layer on sidewalls of one or more, but not all, of the plurality of trenches;

cross-linked portions of a dielectric material proximate the pre-catalyst layer, in the one or more of the plurality of trenches; and

conductive structures in remaining ones of the trenches.

2. The semiconductor structure of claim 1 , wherein the plurality of trenches exposes a plurality of underlying metal lines of the semiconductor structure.

3. The semiconductor structure of claim 2 , wherein the pre-catalyst layer is not on the exposed plurality of underlying metal lines of the semiconductor structure.

4. The semiconductor structure of claim 1 , wherein the plurality of trenches comprises a grating-like pattern.

5. The semiconductor structure of claim 1 , wherein the cross-linked portions of the dielectric material comprise cross-linked trisilacyclohexanes linked together by O groups.

Continuity (1)
Related Publication 20180122690A1 · May 3, 2018
Cited By (2)
US 12,218,052 US 12,261,057