IP Library › Granted Patent US 10,297,660
Granted Patent B2
US 10,297,660 · App. 15/687,558 · Granted May 21, 2019

Semiconductor device

Inventor: Tatsuya Naito (Matsumoto, JP)
Assignee: FUJI ELECTRIC CO., LTD.
H01L29/063H01L27/0664H01L27/0727H01L29/0834H01L29/1095H01L29/4238H01L29/7397H01L29/0696H01L29/16H01L29/1608H01L29/2003H01L29/407H01L29/8613
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,297,660
App. No.
15/687,558
Granted
May 21, 2019
Kind
B2
Abstract

A semiconductor device includes: a semiconductor substrate including a drift region of a first conductivity type; an emitter region of the first conductivity type provided above the drift region inside the semiconductor substrate and having an impurity concentration higher than the drift region; a base region of a second conductivity type provided between the emitter region and the drift region inside the semiconductor substrate; an accumulation region of the first conductivity type provided between the base region and the drift region inside the semiconductor substrate and having an impurity concentration higher than the drift region; and a plurality of trench sections provided to pass through the emitter region, the base region and the accumulation region from an upper surface of the semiconductor substrate and provided with a conductive section therein. A length of the accumulation region in a depth direction of the semiconductor substrate is less than 1.5 μm.

Claims (13)

1. A semiconductor device comprising:

a semiconductor substrate including a drift region of a first conductivity type;

an emitter region of the first conductivity type provided above the drift region and having an impurity concentration higher than the drift region;

a base region of a second conductivity type provided between the emitter region and the drift region;

an accumulation region of the first conductivity type provided between the base region and the drift region inside the semiconductor substrate and having an impurity concentration higher than the drift region; and

a plurality of trench sections provided to pass through the emitter region, the base region and the accumulation region from an upper surface of the semiconductor substrate and provided with a conductive section therein; wherein

a length of the accumulation region in a depth direction of the semiconductor substrate is less than 1.5 μm,

an impurity concentration distribution in the accumulation region in the depth direction of the semiconductor substrate has a substantially flat region having substantially constant impurity concentrations, the substantially constant impurity concentrations in the substantially flat region having two or more peaks,

the substantially flat region occupies a length in the depth direction within the accumulation region throughout which an impurity concentration is 50% or more of the highest impurity concentration of the two or more peaks, and

the length of the substantially flat region in the depth direction of the semiconductor substrate is a half or more of a length of the accumulation region in the depth direction of the semiconductor substrate and is equal to or less than the length of the accumulation region.

2. The semiconductor device according to claim 1 , wherein an integrated concentration obtained by integrating impurity concentrations of the accumulation region in the depth direction of the semiconductor substrate is 1.2×10 13 /cm 2 or more and 1.8×10 13 /cm 2 or less.

3. The semiconductor device according to claim 1 , wherein the accumulation region is provided between and in direct contact with the base region and the drift region.

4. The semiconductor device according claim 3 , wherein the length of the substantially flat region in the depth direction of the semiconductor substrate is equal to the length of the accumulation region in the depth direction of the semiconductor substrate.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 4, 2017
From: NAITO, TATSUYA
To: FUJI ELECTRIC CO., LTD.
Reel/Frame 043475/0988 →
Priority Claims (1)
JP 2016-175099 · Sep 7, 2016 · national
Continuity (1)
Related Publication 20180069075A1 · Mar 8, 2018
Cited By (1)
US 12,256,560