IP Library › Granted Patent US 10,483,194
Granted Patent B2
US 10,483,194 · App. 15/997,849 · Granted Nov 19, 2019

Interposer substrate and method of fabricating the same

Inventors: Pao-Hung Chou (Hsinchu County, TW); Shih-Ping Hsu (Hsinchu County, TW)
Assignee: PHOENIX PIONEER TECHNOLOGY CO., LTD.
H01L23/49822H01L21/4857H01L21/6835H01L23/13H05K1/0296H05K1/111H01L21/486H01L23/49827H01L2221/68345H01L2224/16225H01L2224/32225H01L2224/48091H01L2224/73204H01L2924/15311H01L2924/181H05K1/0284H05K1/0298H05K3/061H05K3/40H05K2201/10378
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,483,194
App. No.
15/997,849
Granted
Nov 19, 2019
Kind
B2
Abstract

The invention provides an interposer substrate and a method of fabricating the same. The method includes: etching a carrier to form a recessed groove thereon; filling a dielectric material in the recessed groove to form a first dielectric material layer, or forming a patterned first dielectric material layer on the carrier; forming a first wiring layer, a first conductive block and a second dielectric material layer on the carrier and the first dielectric material layer sequentially, with the first wiring layer and the first conductive block embedded in the second dielectric material layer; and forming a second wiring layer and a second conductive block on the second dielectric material layer. A coreless interposer substrate having fine pitches is thus fabricated.

Claims (12)

1. An interposer substrate, comprising:

a second dielectric material layer having opposing first and second surfaces;

a first wiring layer embedded in the second dielectric material layer and exposed from the first surface of the second dielectric material layer;

a first dielectric material layer formed on the first surface of the second dielectric material layer and the first wiring layer, wherein a portion of the first wiring layer extends continuously into the first dielectric material layer from the second dielectric material layer, and the first dielectric material layer has a plurality of openings, from which a portion of the first wiring layer is exposed;

a plurality of first conductive blocks embedded in the second dielectric material layer and having first terminal surfaces connected to the first wiring layer and second terminal surfaces opposing to the first terminal surfaces and flush with the second surface of the second dielectric material layer;

a second wiring layer formed on the second surface of the second dielectric material layer and having a first side connected to the second terminal surfaces of the first conductive blocks and a second side opposing to the first surface of the second wiring layer;

a plurality of second conductive blocks formed on the second side of the second wiring layer; and

an insulative protection layer formed on the second surface of the second dielectric material layer, the second wiring layer and the second conductive blocks, wherein an end of the second conductive blocks is exposed from the insulative protection layer, and the insulative protection layer has at least a concave portion formed between two of the second conductive blocks.

2. The interposer substrate of claim 1 , further comprising a frame-type carrier formed on the first dielectric material layer.

3. The interposer substrate of claim 1 , wherein the portion of the first wiring layer exposed from the openings of the first dielectric material layer serves as bonding pads, for an external electronic component to be disposed on and electrically connected with the bonding pads via a plurality of conductive elements.

4. The interposer substrate of claim 1 , wherein the first wiring layer has a first portion embedded in the second dielectric material layer and a second portion formed in the openings of the first dielectric material layer.

5. The interposer substrate of claim 1 , wherein the first wiring layer having a surface flush with the first surface of the second dielectric material layer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 5, 2018
From: CHOU, PAO-HUNG; HSU, SHIH-PING
To: PHOENIX PIONEER TECHNOLOGY CO., LTD.
Reel/Frame 045988/0335 →
Priority Claims (1)
CN 2014 1 0726850 · Dec 3, 2014 · national
Continuity (2)
Continuation 14706101 · May 7, 2015
Related Publication 20180286794A1 · Oct 4, 2018