IP Library › Granted Patent US 10,497,723
Granted Patent B2
US 10,497,723 · App. 16/417,864 · Granted Dec 3, 2019

Semiconductor device

Inventor: Atsushi Umezaki (Kanagawa, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
H01L27/1255G09G3/14G09G3/32G09G3/36G11C19/00H01L29/7869H03B1/00H03K3/00H03K17/6871G09G2300/0426G09G2310/0286G09G2330/021
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,497,723
App. No.
16/417,864
Granted
Dec 3, 2019
Kind
B2
Abstract

Provided is a semiconductor device exemplified by an inverter circuit and a shift register circuit, which is characterized by a reduced number of transistors. The semiconductor device includes a first transistor, a second transistor, and a capacitor. One of a source and a drain of the first transistor is electrically connected to a first wiring, and the other thereof is electrically connected to a second wiring. One of a source and a drain of the second transistor is electrically connected to the first wiring, a gate of the second transistor is electrically connected to a gate of the first transistor, and the other of the source and the drain of the second transistor is electrically connected to one electrode of the capacitor, while the other electrode of the capacitor is electrically connected to a third wiring. The first and second transistors have the same conductivity type.

Claims (44)

1. A semiconductor device comprising:

a first transistor;

a second transistor;

a third transistor;

a fourth transistor;

a fifth transistor; and

a capacitor,

wherein each of the first transistor, the second transistor, the third transistor, the fourth transistor and the fifth transistor comprises a gate, a first terminal and a second terminal,

wherein the gate of the first transistor is electrically connected to a first electrode of the capacitor,

wherein the gate of the second transistor is electrically connected to the first electrode of the capacitor,

wherein the first terminal of the second transistor is electrically connected to a second electrode of the capacitor,

wherein the first terminal of the third transistor is electrically connected to the second electrode of the capacitor,

wherein the second terminal of the first transistor is electrically connected to the gate of the fourth transistor,

wherein the first terminal of the fourth transistor is electrically connected to the first terminal of the fifth transistor, and

wherein a signal is input to the first electrode of the capacitor.

2. The semiconductor device according to claim 1 ,

wherein the signal oscillates between a high state and a low state.

3. The semiconductor device according to claim 1 ,

wherein the first to fifth transistors have the same conductivity type.

4. The semiconductor device according to claim 1 ,

wherein at least one of the first to fifth transistors comprises an oxide semiconductor in a channel formation region.

5. A display device comprising:

a pixel portion over a substrate; and

a scan line driver circuit over the substrate, the scan line driver circuit comprising:

a first transistor;

a second transistor;

a third transistor;

a fourth transistor;

a fifth transistor; and

a capacitor,

wherein each of the first transistor, the second transistor, the third transistor, the fourth transistor and the fifth transistor comprises a gate, a first terminal and a second terminal,

wherein the gate of the first transistor is electrically connected to a first electrode of the capacitor,

wherein the gate of the second transistor is electrically connected to the first electrode of the capacitor,

wherein the first terminal of the second transistor is electrically connected to a second electrode of the capacitor,

wherein the first terminal of the third transistor is electrically connected to the second electrode of the capacitor,

wherein the second terminal of the first transistor is electrically connected to the gate of the fourth transistor,

wherein the first terminal of the fourth transistor is electrically connected to the first terminal of the fifth transistor, and

wherein a signal is input to the first electrode of the capacitor.

6. The display device according to claim 5 ,

wherein the signal oscillates between a high state and a low state.

7. The display device according to claim 5 ,

wherein the first to fifth transistors have the same conductivity type.

8. The display device according to claim 5 ,

wherein at least one of the first to fifth transistors comprises an oxide semiconductor in a channel formation region.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 31, 2019
From: UMEZAKI, ATSUSHI
To: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
Reel/Frame 049327/0482 →
Priority Claims (1)
JP 2011-217150 · Sep 30, 2011 · national
Continuity (6)
Continuation 15795321 · Oct 27, 2017
Continuation 15247995 · Aug 26, 2016
Continuation 14594256 · Jan 12, 2015
Continuation 14222822 · Mar 24, 2014
Continuation 13606440 · Sep 7, 2012
Related Publication 20190273102A1 · Sep 5, 2019