IP Library Granted Patent US 10,504,735
Granted Patent B2
US 10,504,735 · App. 15/952,714 · Granted Dec 10, 2019

Method of forming a semiconductor device by high-pressure anneal and post-anneal treatment

Inventors: Hongfa Luan (Baoshan, TW); Huicheng Chang (Tainan, TW); Cheng-Po Chau (Tainan, TW); Wen-Yu Ku (Hsinchiu, TW); Yi-Fan Chen (New Taipei, TW); Chun-Yen Peng (Hsinchu, TW)
Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.
H01L21/28185H01L21/2254H01L21/28176H01L29/66477H01L29/66545H01L29/785H01L29/513
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,504,735
App. No.
15/952,714
Granted
Dec 10, 2019
Kind
B2
Abstract

Embodiment described herein provide a thermal treatment process following a high-pressure anneal process to keep hydrogen at an interface between a channel region and a gate dielectric layer in a field effect transistor while removing hydrogen from the bulk portion of the gate dielectric layer. The thermal treatment process can reduce the amount of threshold voltage shift caused by a high-pressure anneal. The high-pressure anneal and the thermal treatment process may be performed any time after formation of the gate dielectric layer, thus, causing no disruption to the existing process flow.

Claims (37)

1. A method comprising:

performing a high-pressure anneal process to a structure having a first gate dielectric layer formed over a channel region of an active area and a second gate dielectric layer formed over the first gate dielectric layer, the high-pressure anneal process introducing hydrogen to an interface between the first gate dielectric layer and the channel region;

after performing the high-pressure anneal process, performing a post-anneal treatment to reduce hydrogen in the second gate dielectric layer; and

after performing the post-anneal treatment, forming a gate electrode over the second gate dielectric layer.

2. The method of claim 1 , wherein performing the post-anneal treatment comprises:

exposing the structure to an ambient environment comprising at least one of nitrogen (N 2 ), argon (Ar), helium (He), hydrogen (H 2 ), deuterium (D 2 ), or a combination thereof.

3. The method of claim 1 , wherein performing the post-anneal treatment comprises:

exposing the structure to an ambient environment at a temperature in a range from about 200° C. to about 700° C.

4. The method of claim 1 , wherein the post-anneal treatment is performed at a pressure in a range from about 1 mTorr to about 5 atmosphere.

5. The method of claim 1 , wherein the high-pressure anneal process and the post-anneal treatment are performed in the same chamber.

6. The method of claim 1 , wherein the high-pressure anneal process and the post-anneal treatment are performed in different chambers.

7. The method of claim 1 , wherein performing the high-pressure anneal process comprises:

exposing the structure to an anneal ambient environment of hydrogen (H 2 ), deuterium (D 2 ), nitrogen (N 2 ), argon (Ar), helium (He), or a combination thereof.

8. The method of claim 1 , wherein:

after performing the post-anneal treatment, a ratio of a peak concentration of hydrogen in the first gate dielectric layer to a peak concentration of hydrogen in the second gate dielectric layer is in a range from about 0.1 to about 5.

9. The method of claim 1 , wherein:

after performing the post-anneal treatment, a ratio of a total hydrogen count in the first gate dielectric layer to a total hydrogen count in the second gate dielectric layer is in a range from about 0.1 to about 2.

10. A method, comprising:

forming a dielectric structure over a channel region of an active area, wherein the dielectric structure includes an interfacial layer over the active area and a conformal dielectric layer over the interfacial layer;

annealing the dielectric structure at a first pressure to introduce hydrogen to an interface between the interfacial layer and the channel region;

performing a post-anneal treatment on the dielectric structure at a second pressure to reduce hydrogen in the conformal dielectric layer, wherein the first pressure is higher than the second pressure; and

after performing the post-anneal treatment, forming a gate electrode over the conformal dielectric layer.

11. The method of claim 10 , wherein the first pressure is in a range from about 5 atmosphere to about 70 atmosphere, and the second pressure is in a range from about 1 mTorr to about 5 atmosphere.

12. The method of claim 10 , wherein the post-anneal treatment comprises an ambient environment of nitrogen (N 2 ), argon (Ar), helium (He), hydrogen (H 2 ), deuterium (D 2 ), or a combination thereof.

13. The method of claim 12 , wherein the ambient environment is at a temperature in a range from about 350° C. to about 500° C.

14. A method, comprising:

forming a first dielectric layer over a channel region of an active area of a substrate;

forming a second dielectric layer over the first dielectric layer over the channel region of the active area;

after forming the first dielectric layer and after forming the second dielectric layer, performing an anneal on the first dielectric layer and the second dielectric layer to introduce first atoms between the second dielectric layer and the active area, wherein the first atoms comprise hydrogen or deuterium;

performing a post-anneal treatment to reduce the first atoms in the second dielectric layer, wherein the anneal is performed at a higher pressure than the post-anneal treatment; and

after performing the post-anneal treatment, forming a gate electrode over the first dielectric layer and the second dielectric layer.

15. The method of claim 14 , wherein the post-anneal treatment is performed at a pressure in a range from about 1 mTorr to about 5 atmosphere.

16. The method of claim 14 , further comprising forming a conductive fill over the second dielectric layer prior to performing the post-anneal treatment.

17. The method of claim 14 , wherein a ratio of a peak concentration of hydrogen in the first dielectric layer to a peak concentration of hydrogen in the second dielectric layer is in a range from about 2.7 to about 5.

18. The method of claim 14 , wherein the second dielectric layer is a conformal dielectric layer over the first dielectric layer and sidewalls of gate spacers.

19. The method of claim 14 , wherein the post-anneal treatment is performed in an environment comprising nitrogen (N 2 ), argon (Ar), helium (He), hydrogen (H 2 ), deuterium (D 2 ), or a combination thereof.

20. The method of claim 14 , wherein a total number of hydrogen atoms in the first dielectric layer is about equal to a total number of hydrogen atoms in the second dielectric layer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 11, 2018
From: LUAN, HONGFA; CHANG, HUICHENG; CHAU, CHENG-PO; KU, WEN-YU; CHEN, YI-FAN; PENG, CHUN-YEN
To: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
Reel/Frame 045777/0637 →
Continuity (2)
Provisional Application 62565890 · Sep 29, 2017
Related Publication 20190103277A1 · Apr 4, 2019
Cited By (1)
US 12,677,462