IP Library › Granted Patent US 10,622,397
Granted Patent B2
US 10,622,397 · App. 16/193,998 · Granted Apr 14, 2020

Semiconductor apparatus and equipment

Inventors: Hideaki Ishino (Tokyo, JP); Takumi Ogino (Koganei, JP)
Assignee: CANON KABUSHIKI KAISHA
H01L27/14634H01L24/03H01L24/05H01L24/08H01L27/14603H01L27/14636H01L27/14683H01L24/48H01L27/1464H01L27/14612H01L2224/0362H01L2224/03614H01L2224/03616H01L2224/05086H01L2224/05088H01L2224/05093H01L2224/05124H01L2224/05624H01L2224/05647H01L2224/08145H01L2224/48463H01L2924/00014H01L2924/10158H01L2924/12043H01L2924/1304
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,622,397
App. No.
16/193,998
Granted
Apr 14, 2020
Kind
B2
Abstract

A semiconductor layer includes an opening, and in a joint surface between structures, a portion between a semiconductor layer and an opening in a direction in which the semiconductor layers are stacked together includes a plurality of conductor portions and an insulator portion located between the plurality of conductor portions in a direction orthogonal to the direction.

Claims (45)

1. A semiconductor apparatus comprising:

first and second semiconductor layers stacked to each other;

a first structure disposed between the first and second semiconductor layers; and

a second structure disposed between the first structure and the second semiconductor layer, the first and second structures being bonded to each other,

wherein the second semiconductor layer includes an opening, and

wherein in a joint surface between the first and second structures, a portion between the first semiconductor layer and the opening in a first direction in which the first and second semiconductor layers are stacked together includes first and second conductor portions lined up in a second direction orthogonal to the first direction, and an insulator portion surrounding each of the first and second conductor portions to include a portion located between the first and second conductor portions.

2. A semiconductor apparatus comprising:

first and second semiconductor layers stacked to each other;

a first structure disposed between the first and second semiconductor layers; and

a second structure disposed between the first structure and the second semiconductor layer, the first and second structures being bonded to each other,

wherein the second semiconductor layer includes an opening, and

wherein in one of the first and second structures, a portion between the first semiconductor layer and a first portion in a first direction in which the first and second semiconductor layers are stacked together includes first and second conductor portions lined up in a second direction orthogonal to the first direction, and an insulator portion surrounding each of the first and second conductor portions to include a portion located between the first and second conductor portions, and the insulator portion is in contact with an insulator member included in the other of the first and second structures.

3. The semiconductor apparatus according to claim 1 , wherein the first and second conductor portions are included in the second structure.

4. The semiconductor apparatus according to claim 3 , wherein the second conductor portion is in contact with an insulator member included in the first structure.

5. The semiconductor apparatus according to claim 4 , wherein between the first semiconductor layer and the second structure in the first direction, the portion includes a third conductor portion, a fourth conductor portion, and an insulator portion located between the third and fourth conductor portions in the second direction orthogonal to the first direction, and the first conductor portion is bonded to the third conductor portion.

6. The semiconductor apparatus according to claim 5 , wherein the second conductor portion is bonded to the fourth conductor portion, and the insulator portion located between the first and second conductor portions is in contact with the insulator portion located between the third and fourth conductor portions.

7. The semiconductor apparatus according to claim 3 , wherein, in the first structure, wiring is provided between the first semiconductor layer and the opening in the first direction.

8. The semiconductor apparatus according to claim 1 ,

wherein between the first semiconductor layer and the second structure in the first direction, the portion includes a third conductor portion, a fourth conductor portion, and an insulator portion located between the third and fourth conductor portions in the second direction orthogonal to the first direction, and the first conductor portion is bonded to the third conductor portion,

wherein, in the first structure, wiring is provided between the first semiconductor layer and the opening in the first direction, and

wherein the wiring is connected to one of third and fourth conductor portions and is not connected to the other of the third and fourth conductor portions.

9. The semiconductor apparatus according to claim 5 , wherein one of the third and fourth conductor portions is in contact with an insulator member included in the second structure.

10. The semiconductor apparatus according to claim 1 , wherein in the second structure, an electrode is provided between the insulator portion and the opening in the first direction.

11. The semiconductor apparatus according to claim 10 , wherein the electrode is connected to one of the first and second conductor portions and is not connected to the other of the first and second conductor portions.

12. The semiconductor apparatus according to claim 10 , wherein the electrode includes a portion located between the second and first semiconductor layers in the first direction.

13. The semiconductor apparatus according to claim 10 , wherein a width of the electrode in the second direction is smaller than a width of the opening in the second direction.

14. A semiconductor apparatus comprising:

first and second semiconductor layers stacked to each other;

a first structure disposed between the first and second semiconductor layers; and

a second structure disposed between the first structure and the second semiconductor layer, the first and second structures being bonded to each other,

wherein the second semiconductor layer includes an opening,

wherein in a joint surface between the first and second structures, a portion between the first semiconductor layer and the opening in a first direction in which the first and second semiconductor layers are stacked together includes first and second conductor portions lined up in a second direction orthogonal to the first direction, and an insulator portion located between the first and second conductor portions,

wherein the semiconductor apparatus further comprises an electrode provided between the insulator portion and the opening in the first direction,

wherein the second structure includes an insulator member disposed side by side with the electrode in the second direction, and a trench is provided between the electrode and the insulator member, and

wherein a distance between the trench and the first semiconductor layer is smaller than a distance between the electrode and the first semiconductor layer.

15. The semiconductor apparatus according to claim 14 , wherein the trench reaches the first structure.

16. The semiconductor apparatus according to claim 11 , wherein a main component of the electrode is aluminum, and main components of the first and second conductor portions are copper.

17. The semiconductor apparatus according to claim 14 , wherein a conductive member is placed in the opening.

18. The semiconductor apparatus according to claim 1 , wherein the first semiconductor layer is thicker than the second semiconductor layer.

19. The semiconductor apparatus according to claim 1 ,

wherein a photodiode is provided in the second semiconductor layer, and

wherein a transistor is provided in the first semiconductor layer.

20. An equipment comprising:

the semiconductor apparatus according to claim 1 ; and

at least any of an optical system configured to form an image on the semiconductor apparatus, a control apparatus configured to control the semiconductor apparatus, a processing apparatus configured to process a signal output from the semiconductor apparatus, a display apparatus configured to display information obtained by the semiconductor apparatus, a storage apparatus configured to store information obtained by the semiconductor apparatus, and a machine apparatus controlled based on a signal output from the semiconductor apparatus.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 31, 2019
From: ISHINO, HIDEAKI; OGINO, TAKUMI
To: CANON KABUSHIKI KAISHA
Reel/Frame 048222/0973 →
Priority Claims (1)
JP 2017-230988 · Nov 30, 2017 · national
Continuity (1)
Related Publication 20190165027A1 · May 30, 2019
Cited By (3)
US 12,266,674 US 12,477,853 US 12,495,635