IP Library › Granted Patent US 10,651,040
Granted Patent B2
US 10,651,040 · App. 15/986,797 · Granted May 12, 2020

Semiconductor device and method for fabricating the same

Inventors: Tzu-Hao Liu (Taichung, TW); Yi-Wei Chen (Taichung, TW); Tsun-Min Cheng (Changhua County, TW); Kai-Jiun Chang (Taoyuan, TW); Chia-Chen Wu (Nantou County, TW); Yi-An Huang (New Taipei, TW); Po-Chih Wu (Tainan, TW); Pin-Hong Chen (Tainan, TW); Chun-Chieh Chiu (Keelung, TW); Tzu-Chieh Chen (Pingtung County, TW); Chih-Chien Liu (Taipei, TW); Chih-Chieh Tsai (Kaohsiung, TW); Ji-Min Lin (Taichung, TW)
Assignees: UNITED MICROELECTRONICS CORP.; Fujian Jinhua Integrated Circuit Co., Ltd.
H01L21/28088G11C11/4097H01L27/10844
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,651,040
App. No.
15/986,797
Granted
May 12, 2020
Kind
B2
Abstract

A method for fabricating semiconductor device includes the steps of: forming a titanium nitride (TiN) layer on a silicon layer; performing a first treatment process by reacting the TiN layer with dichlorosilane (DCS) to form a titanium silicon nitride (TiSiN) layer; forming a conductive layer on the TiSiN layer; and patterning the conductive layer, the metal silicon nitride layer, and the silicon layer to form a gate structure.

Claims (27)

1. A method for fabricating semiconductor device, comprising:

forming a titanium nitride (TiN) layer on a silicon layer;

performing a first treatment process by reacting the TiN layer with dichlorosilane (DCS) to form a titanium silicon nitride (TiSiN) layer;

forming a conductive layer on the TiSiN layer; and

patterning the conductive layer, the TiSiN layer, and the silicon layer to form a gate structure.

2. The method of claim 1 , wherein the silicon layer comprises amorphous silicon.

3. The method of claim 1 , further comprising:

forming a titanium (Ti) layer on the silicon layer; and

performing a second treatment process by reacting the Ti layer with ammonia (NH 3 ) to form the TiN layer.

4. The method of claim 3 , further comprising forming a metal silicide between the Ti layer and the silicon layer.

5. The method of claim 4 , wherein a thickness of the metal silicide is less than a thickness of the TiN layer.

6. The method of claim 4 , wherein a thickness of the metal silicide is less than a thickness of the TiSiN layer.

7. The method of claim 1 , wherein the gate structure comprises a gate insulating layer on the substrate.

8. A method for fabricating semiconductor device, comprising:

forming a titanium silicon nitride (TiSiN) layer on a silicon layer;

performing a first treatment process by reacting the TiSiN layer with ammonia (NH 3 ) to form a nitrogen-rich layer;

forming a conductive layer on the nitrogen-rich layer; and

patterning the conductive layer, the nitrogen-rich layer, and the silicon layer to form a gate structure.

9. The method of claim 8 , wherein the silicon layer comprises amorphous silicon.

10. The method of claim 8 , further comprising:

forming a titanium (Ti) layer on the silicon layer;

performing a second treatment process by reacting the Ti layer with ammonia (NH 3 ) to form a titanium nitride (TiN) layer; and

performing a third treatment process by reacting the TiN layer with dichlorosilane (DCS) to form the TiSiN layer.

11. The method of claim 10 , further comprising forming a metal silicide between the Ti layer and the silicon layer.

12. The method of claim 11 , wherein a thickness of the metal silicide is less than a thickness of the TiN layer.

13. The method of claim 11 , wherein a thickness of the metal silicide is less than a thickness of the TiSiN layer.

14. The method of claim 8 , wherein the gate structure comprises a gate insulating layer on the substrate.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 22, 2018
From: LIU, TZU-HAO; CHEN, YI-WEI; CHENG, TSUN-MIN; CHANG, KAI-JIUN; WU, CHIA-CHEN; HUANG, YI-AN; WU, PO-CHIH; CHEN, PIN-HONG; CHIU, CHUN-CHIEH; CHEN, TZU-CHIEH; LIU, CHIH-CHIEN; TSAI, CHIH-CHIEH; LIN, JI-MIN
To: UNITED MICROELECTRONICS CORP.; FUJIAN JINHUA INTEGRATED CIRCUIT CO., LTD.
Reel/Frame 046216/0161 →
Priority Claims (1)
CN 2018 1 0342006 · Apr 17, 2018 · national
Continuity (1)
Related Publication 20190318933A1 · Oct 17, 2019