IP Library Granted Patent US 10,679,708
Granted Patent B2
US 10,679,708 · App. 16/133,552 · Granted Jun 9, 2020

Pre-program read to counter wordline failures

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,679,708
App. No.
16/133,552
Granted
Jun 9, 2020
Kind
B2
Abstract

Disclosed are systems and methods for providing pre-program read to counter wordline failures. A method includes performing a read operation on a first portion of a flash memory in response to an erase operation on a second portion of the flash memory, wherein the first portion comprises a plurality of logical wordlines corresponding to a plurality of physical wordlines of the second portion. The method also includes counting, for each of the plurality of logical wordlines, a number of memory cells exceeding a threshold error voltage and marking defective physical wordlines in a bitmap. The method also includes performing a write operation into a third portion of the flash memory that includes at least one physical wordline marked as defective in the error bitmap, wherein a predetermined data pattern is written to a lower page of the at least one physical wordline.

Claims (30)

1. A method, comprising:

performing a read operation on a first portion of a flash memory in response to an erase operation on a second portion of the flash memory, wherein the first portion comprises a plurality of logical wordlines corresponding to a plurality of physical wordlines of the second portion, and wherein the first portion is at least a subset of the second portion;

counting, for each of the plurality of logical wordlines, a number of memory cells exceeding a threshold error voltage;

marking, in an error bitmap, whether each of the plurality of physical wordlines is defective based on the count satisfying a threshold error count for the respective one of the plurality of logical wordlines;

receiving a request to perform a write operation into a third portion of the flash memory that includes at least one physical wordline marked as defective in the error bitmap; and

performing the write operation, wherein the write operation writes a predetermined data pattern to the at least one physical wordline,

wherein:

the first portion includes first memory cells;

the second portion includes the first memory cells and second memory cells;

the second memory cells are different from the first memory cells; and

in response to the erase operation on the first memory cells and the second memory cells of the second portion, the read operation is performed on the first memory cells but not on the second memory cells.

2. The method of claim 1 , wherein the write operation writes the predetermined data pattern to a lower page of the at least one physical wordline.

3. The method of claim 2 , wherein the first portion of the flash memory excludes pages other than lower pages of the second portion.

4. The method of claim 2 , wherein the erase operation senses a current in each of a plurality of strings within the second portion, and wherein the first portion is selected from the plurality of strings based on whether the sensed current for each of the plurality of strings is below a leakage threshold.

5. The method of claim 1 , wherein the predetermined data pattern is not based on data for the write operation.

6. The method of claim 5 , wherein the predetermined data pattern comprises a repeating data string.

7. The method of claim 1 , wherein the threshold error voltage is a zero (0) voltage.

8. The method of claim 1 , wherein the counting comprises one of toggling the first portion of the flash memory to a storage controller or reading latches of the flash memory.

9. The method of claim 1 , wherein:

a first logical wordline of the plurality of logical wordlines corresponds to a first physical wordline of the plurality of physical wordlines;

the first logical wordline includes fewer memory cells than the first physical wordline;

the first logical wordline includes a first memory portion of the first memory cells;

the first physical wordline includes the first memory portion of the first memory cells and a second memory portion of the second memory cells;

the first memory portion is different from the second memory portion;

in response to the erase operation on the first physical wordline including the first memory portion and the second memory portion, the read operation is performed on the first memory portion but not on the second memory portion;

the counting comprises counting, for the first memory portion, a first number of memory cells exceeding the threshold error voltage; and

the marking comprises marking, in the error bitmap, whether the first memory portion and the second memory portion are defective, based on the first number, for the first memory portion, satisfying the threshold error count, but not based on an error count for the second memory portion.

10. The method of claim 9 , wherein:

the at least one physical wordline is the first physical wordline; and

the write operation writes the predetermined data pattern to the first memory portion of the first physical wordline but not to the second memory portion of the first physical wordline.

Assignments (10)
PARTIAL RELEASE OF SECURITY INTERESTS Recorded Apr 25, 2025
From: JPMORGAN CHASE BANK, N.A., AS AGENT
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 071382/0001 →
SECURITY AGREEMENT Recorded Apr 25, 2025
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 071050/0001 →
PATENT COLLATERAL AGREEMENT Recorded Aug 23, 2024
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS THE AGENT
Reel/Frame 068762/0494 →
CHANGE OF NAME Recorded Jun 27, 2024
From: SANDISK TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 067982/0032 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 29, 2024
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 067567/0682 →
PATENT COLLATERAL AGREEMENT - DDTL LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 067045/0156 →
PATENT COLLATERAL AGREEMENT - A&R LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 064715/0001 →
RELEASE OF SECURITY INTEREST AT REEL 052915 FRAME 0566 Recorded Feb 8, 2022
From: JPMORGAN CHASE BANK, N.A.
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 059127/0001 →
SECURITY INTEREST Recorded Feb 6, 2020
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS AGENT
Reel/Frame 052915/0566 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 24, 2018
From: SHARMA, SAHIL; YANG, NIAN; REUSSWIG, PHILIP DAVID
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 046954/0801 →