IP Library › Granted Patent US 10,741,441
Granted Patent B2
US 10,741,441 · App. 16/145,733 · Granted Aug 11, 2020

Collar formation for chamfer-less and chamfered vias

Inventors: Baozhen Li (South Burlington, VT); Chih-Chao Yang (Glenmont, NY); Andrew Tae Kim (Poughkeepsie, NY)
Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATION
H01L21/76834H01L21/76802H01L21/76804H01L21/76805H01L21/76829H01L21/76831H01L21/76832H01L21/76877H01L23/5226
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,741,441
App. No.
16/145,733
Granted
Aug 11, 2020
Kind
B2
Abstract

A via and a method of fabricating a via in an integrated circuit involve forming a trench in dielectric material deposited above a first cap of a first metal level. The method includes patterning a collar from insulator material directly above the first cap, and etching through the first cap, within an area surrounded by the collar, to a first metal layer of the first metal level directly below the first cap. A liner is conformally deposited. The liner lines sidewalls of the collar. A metal conductor is deposited to form the via and a second metal layer of a second metal level.

Claims (11)

1. A method of fabricating a via in an integrated circuit, the method comprising:

forming a trench in a layer of dielectric material deposited above a first cap of a first metal level, wherein the dielectric material is a same material over all of the layer;

depositing insulator material conformally in the trench formed in the layer of the dielectric material directly above the first cap;

patterning a collar from the insulator material by etching a portion of the insulator material deposited directly on and contacting horizontal surfaces of the first cap and by etching a portion of the insulator material deposited directly on and contacting horizontal surfaces of the dielectric material;

depositing an organic planarization layer (OPL) in the trench and over the collar after etching the portions of the insulator material;

performing a lithographical process and a reactive ion etch process to remove portions of the OPL, dielectric material and collar to form the via as a chamfer-less via that fully surrounded by the collar;

removing remaining portions of the OPL;

etching through the first cap, within an area surrounded by the collar, to a first metal layer of the first metal level directly below the first cap;

depositing a liner conformally, wherein the liner is on the first metal layer and lines sidewalls of the collar; and

depositing a metal conductor on the liner to form the via directly above the liner on the first metal layer and a second metal layer of a second metal level directly above the via.

2. The method according to claim 1 , further comprising forming a second cap above the second metal level.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 28, 2018
From: LI, BAOZHEN; YANG, CHIH-CHAO; KIM, ANDREW TAE
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 047005/0930 →
Continuity (1)
Related Publication 20200105590A1 · Apr 2, 2020
Cited By (3)
US 12,417,979 US 12,457,780 US 12,740,401