IP Library › Granted Patent US 10,804,248
Granted Patent B2
US 10,804,248 · App. 16/782,267 · Granted Oct 13, 2020

Method and device for controlling operation using temperature deviation in multi-chip package

Inventor: Min-Sang Park (Yongin-si, KR)
Assignee: Samsung Electronics Co., Ltd.
H01L25/0657G06F13/00G11C11/40626H01L23/34H01L25/18H01L24/48H01L2224/45099H01L2224/48091H01L2224/48137H01L2225/06544H01L2225/06589H01L2225/06596H01L2924/00014H01L2924/1436
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,804,248
App. No.
16/782,267
Granted
Oct 13, 2020
Kind
B2
Abstract

A multi-chip package includes a first die having temperature sensors and a second die. The first die generates temperature deviation information of m (m<n) bits based on temperature information of n bits produced by the temperature sensors. The first die provides the temperature deviation information of m bits rather than the temperature information of n bits to the second die. An internal operation of the second die is controlled using the temperature deviation information output by the first die.

Claims (14)

1. A memory device comprising:

a first die including a first temperature sensor configured to generate first temperature information and a temperature deviation calculator configured to generate temperature deviation information based on the first temperature information;

a second die including a first memory cell array, and a first temperature compensation calculator configured to receive the temperature deviation information and to generate first temperature compensation information based on the temperature deviation information;

a third die including a second memory cell array, and a second temperature compensation calculator configured to receive the first temperature compensation information and to generate second temperature compensation information based on the first temperature compensation information;

a first through silicon via (TSV) electrically connecting the first die and the second die; and

a second TSV electrically connecting the second die and the third die,

wherein the temperature deviation information is provided to the second die from the first die via the first TSV, and

the first temperature compensation information is provided to the third die from the second die via the second TSV.

2. The memory device of claim 1 , wherein the second die includes a first operation controller configured to control an operation of the second die based on the first temperature compensation information, and

the third die includes a second operation controller configured to control an operation of the third die based on the second temperature compensation information.

3. The memory device of claim 1 , wherein the first die includes a second temperature sensor configured to generate second temperature information.

4. The memory device of claim 1 , wherein a first temperature compensation coefficient of the second die is used to generate the first temperature compensation information,

a second temperature compensation coefficient of the third die is used to generate the second temperature compensation information, and

the first temperature compensation coefficient is different from the second temperature compensation coefficient.

Priority Claims (1)
KR 10-2015-0049952 · Apr 8, 2015 · national
Continuity (4)
Division 16121949 · Sep 5, 2018
Continuation 15620978 · Jun 13, 2017
Continuation 15007243 · Jan 27, 2016
Related Publication 20200176422A1 · Jun 4, 2020
Cited By (1)
US 12,422,907