IP Library Granted Patent US 10,826,008
Granted Patent B2
US 10,826,008 · App. 16/594,143 · Granted Nov 3, 2020

Display device

Inventors: Kohei Kurata (Tokyo, JP); Satoshi Maruyama (Tokyo, JP)
Assignee: Japan Display Inc.
H01L51/5012H01L27/1222H01L27/1225H01L27/1248H01L27/32H01L27/3258H01L27/3262H01L51/52
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,826,008
App. No.
16/594,143
Granted
Nov 3, 2020
Kind
B2
Abstract

A display device according to the present invention includes a substrate, and a plurality of pixels arranged in the substrate, wherein each of the plurality of pixels includes a light emitting element, a first transistor, a second transistor, a first insulation layer and a second insulation layer, the first transistor includes a first semiconductor layer, the second transistor includes a second semiconductor layer, the first insulation layer is arranged across the plurality of pixels between the first semiconductor layer and the second semiconductor layer, the second insulation layer is arranged between the first insulation layer and the second semiconductor layer, the first semiconductor layer is arranged on the substrate side sandwiching the first insulation layer with respect to the second semiconductor layer, the first insulation layer includes a silicon oxide layer; and the second insulation layer includes an aluminum oxide layer.

Claims (19)

1. A TFT array substrate comprising:

a substrate; and

a plurality of pixels arranged in the substrate;

wherein

each of the plurality of pixels includes a light emitting element, a first transistor, a second transistor, a first insulation layer, a third insulation layer, and a fourth insulation layer;

the first transistor includes a first semiconductor layer,

the second transistor includes a second semiconductor layer, a gate insulation layer, and a gate electrode,

the first insulation layer is arranged across the plurality of pixels between the first semiconductor layer and the second semiconductor layer,

the second semiconductor layer is in contact with the first insulation layer,

the gate insulation layer is stacked to cover the second semiconductor layer,

the gate electrode is arranged over the gate insulation layer,

the fourth insulation layer is stacked to cover the gate electrode and the second semiconductor layer,

the third insulation layer is stacked to cover the fourth insulation layer,

the first semiconductor layer is arranged on the substrate side sandwiching the first insulation layer with respect to the second semiconductor layer,

wherein the first insulation layer includes a silicon oxide layer and the fourth insulation layer includes an aluminum oxide layer, and

the aluminum oxide layer overlaps with the second semiconductor layer and does not overlap with the first semiconductor layer in a plan view.

2. The TFT array substrate according to claim 1 , wherein the first semiconductor layer is a polycrystal silicon layer and the second semiconductor layer is a semiconductor oxide layer.

3. The TFT array substrate according to claim 1 , wherein the first transistor is a drive transistor and the second transistor is a selection transistor.

4. The TFT array substrate according to claim 1 , wherein the second transistor has a top-gate structure.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 22, 2025
From: JAPAN DISPLAY INC.
To: MAGNOLIA WHITE CORPORATION
Reel/Frame 072130/0313 →
Priority Claims (1)
JP 2016-140377 · Jul 15, 2016 · national
Continuity (2)
Continuation 15608479 · May 30, 2017
Related Publication 20200035938A1 · Jan 30, 2020
Cited By (2)
US 12,501,707 US 12,628,427