IP Library › Granted Patent US 10,833,017
Granted Patent B2
US 10,833,017 · App. 15/352,342 · Granted Nov 10, 2020

Contact for semiconductor device

Inventors: Yanxiang Liu (San Diego, CA); Haining Yang (San Diego, CA); Youseok Suh (San Diego, CA); Jihong Choi (San Diego, CA); Junjing Bao (San Diego, CA)
Assignee: QUALCOMM Incorporated
H01L23/535H01L21/76831H01L21/76843H01L21/76895H01L21/76897H01L23/485H01L23/53209H01L23/53223H01L23/53238H01L23/53266H01L21/76805
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,833,017
App. No.
15/352,342
Granted
Nov 10, 2020
Kind
B2
Abstract

A semiconductor device may include a source/drain contact trench adjacent to a gate. The source/drain contact trench may include a first portion and a second portion on the first portion. The semiconductor device also may include an insulating contact spacer liner within the source/drain contact trench. The insulating contact spacer liner contacts the first portion but not the second portion of the source/drain contact trench. The semiconductor device may further include a conductive material within the insulating contact spacer liner and the second portion of the source/drain contact trench. The conductive material may land in a source/drain region of the semiconductor device.

Claims (18)

1. A semiconductor device, comprising:

a source/drain contact trench adjacent to a gate, the source/drain contact trench having a first portion and a second portion on the first portion, wherein the gate comprises a gate spacer on a sidewall of the gate, and wherein the first portion, but not the second portion, of the source/drain contact trench physically contacts the gate spacer;

an insulating contact spacer liner within the source/drain contact trench and contacting the first portion but not the second portion of the source/drain contact trench; and

a conductive material within the insulating contact spacer liner and the second portion of the source/drain contact trench, and landing in a source/drain region of a substrate of the semiconductor device.

2. The semiconductor device of claim 1 , in which the conductive material is separated from the gate spacer by the insulating contact spacer liner and an inter-layer dielectric.

3. The semiconductor device of claim 1 , in which the insulating contact spacer liner contacts the sidewall of the gate spacer and electrically isolates the conductive material from the gate.

4. The semiconductor device of claim 1 , in which the second portion includes the conductive material, a contact layer, and a barrier layer positioned between the conductive material and the contact layer.

5. The semiconductor device of claim 4 , in which the contact layer comprises titanium and/or nickel.

6. The semiconductor device of claim 4 , in which the barrier layer comprises tantalum nitride and/or titanium nitride.

7. The semiconductor device of claim 1 , in which the conductive material comprises tungsten, aluminum, copper, titanium, or cobalt.

8. The semiconductor device of claim 1 , in which the second portion of the source/drain contact trench is partially below a surface of the substrate of the semiconductor device.

9. A semiconductor device, comprising:

a source/drain contact trench adjacent to a gate, the source/drain contact trench having a first portion and a second portion on the first portion, wherein the gate comprises a gate spacer on a sidewall of the gate, and wherein the first portion, but not the second portion, of the source/drain contact trench physically contacts the gate spacer;

means for electrically isolating the source/drain contact trench, the isolating means lining the first portion but not the second portion of the source/drain contact trench; and

a conductive material within the isolating means and the second portion of the source/drain contact trench, and landing in a source/drain region of a substrate of the semiconductor device.

10. The semiconductor device of claim 9 , in which the second portion includes the conductive material, a contact layer, and a barrier layer positioned between the conductive material and the contact layer.

11. The semiconductor device of claim 10 , in which the contact layer comprises titanium and/or nickel.

12. The semiconductor device of claim 10 , in which the barrier layer comprises tantalum nitride and/or titanium nitride.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 6, 2017
From: LIU, YANXIANG; YANG, HAINING; SUH, YOUSEOK; CHOI, JIHONG; BAO, JUNJING
To: QUALCOMM INCORPORATED
Reel/Frame 040876/0508 →
Continuity (2)
Provisional Application 62394128 · Sep 13, 2016
Related Publication 20180076139A1 · Mar 15, 2018
Cited By (1)
US 12,205,896