IP Library Granted Patent US 10,854,613
Granted Patent B2
US 10,854,613 · App. 16/406,017 · Granted Dec 1, 2020

Buried word line of a dynamic random access memory and method for fabricating the same

Inventors: Feng-Yi Chang (Tainan, TW); Chun-Hsien Lin (Tainan, TW); Fu-Che Lee (Taichung, TW)
Assignees: UNITED MICROELECTRONICS CORP.; Fujian Jinhua Integrated Circuit Co., Ltd.
H01L27/10823H01L27/10876H01L29/4991H01L21/0214H01L27/10891H01L29/0657H01L29/4236H01L29/518
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,854,613
App. No.
16/406,017
Granted
Dec 1, 2020
Kind
B2
Abstract

A method for fabricating a buried word line (BWL) of a dynamic random access memory (DRAM) includes the steps of: forming a first doped region in a substrate; removing part of the first doped region to form a trench in the substrate; forming a gate structure in the trench; and forming a barrier structure between the gate structure and the first doped region.

Claims (11)

1. A buried word line (BWL) of a dynamic random access memory (DRAM), comprising:

a trench in a substrate;

a first doped region adjacent to two sides of the trench;

a gate structure in the trench, wherein the gate structure comprises:

a conductive layer in the trench;

a gate dielectric layer between the conductive layer and the substrate; and

a barrier structure in the substrate adjacent to two sides of the trench, wherein the barrier structure overlaps the first doped region and the substrate.

2. The buried word line (BWL) of a dynamic random access memory (DRAM) of claim 1 , wherein the barrier structure comprises a second doped region.

3. The buried word line (BWL) of a dynamic random access memory (DRAM) of claim 2 , wherein a concentration of the second doped region is less than a concentration of the first doped region.

4. The buried word line (BWL) of a dynamic random access memory (DRAM) of claim 2 , wherein the first doped region and the second doped region comprise same conductive type.

5. The buried word line (BWL) of a dynamic random access memory (DRAM) of claim 1 , further comprising an air gap in the conductive layer.

Priority Claims (1)
CN 2017 1 1146632 · Nov 17, 2017 · national
Continuity (2)
Division 15841257 · Dec 13, 2017
Related Publication 20190267385A1 · Aug 29, 2019
Cited By (1)
US 12,237,367