IP Library Granted Patent US 10,903,309
Granted Patent B2
US 10,903,309 · App. 16/709,011 · Granted Jan 26, 2021

Capacitor

Inventors: Masaki Takeuchi (Nagaokakyo, JP); Tomoyuki Ashimine (Nagaokakyo, JP)
Assignee: MURATA MANUFACTURING CO., LTD.
H01L28/90H01L24/05H01L24/45H01L2924/1205H01L2924/351
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,903,309
App. No.
16/709,011
Granted
Jan 26, 2021
Kind
B2
Abstract

A capacitor that includes a substrate having a first main surface and a second main surface that are opposite to each other, and a plurality of trench portions on the first main surface; a dielectric film adjacent the first main surface of the substrate and extending into interiors of the plurality of trench portions; a conductor film on the dielectric film and extending into the interiors of the plurality of trench portions; and a bonding pad electrically connected to the conductor film. In a plan view from a direction normal to the first main surface of the substrate, the plurality of trench portions are arranged in second regions disposed along a second direction and not in first regions disposed along a first direction in which a bonding wire electrically connected to the bonding pad extends.

Claims (45)

1. A capacitor comprising:

a substrate having a first main surface and a second main surface that are opposite to each other, and a plurality of trench portions on the first main surface;

a dielectric film adjacent the first main surface of the substrate and extending into interiors of the plurality of trench portions;

a conductor film on the dielectric film and extending into the interiors of the plurality of trench portions;

a bonding pad electrically connected to the conductor film; and

a bonding wire electrically connected to the bonding pad,

wherein, in a plan view from a direction normal to the first main surface of the substrate, the plurality of trench portions are arranged in second regions disposed along a second direction and not in first regions disposed along a first direction in which the bonding wire extends, the first regions and the second regions being located in a peripheral region of the bonding pad, and the first direction and the second direction intersecting each other.

2. The capacitor according to claim 1 , wherein the bonding pad has a thermal expansion coefficient that is larger in the first direction than in the second direction.

3. The capacitor according to claim 1 , wherein the dielectric film includes:

a first dielectric layer adjacent the first main surface of the substrate and bottom surfaces and inner surfaces of the trench portions; and

a second dielectric layer on the first dielectric layer,

wherein one of the first dielectric layer and the second dielectric layer is made of a material having a compressive stress and the other is made of a material having a tensile stress.

4. A capacitor comprising:

a substrate having a first main surface and a second main surface that are opposite to each other, and a plurality of trench portions on the first main surface;

a dielectric film adjacent the first main surface of the substrate and extending into interiors of the plurality of trench portions;

a conductor film on the dielectric film and extending into the interiors of the plurality of trench portions; and

a bonding pad electrically connected to the conductor film,

wherein, in a plan view from a direction normal to the first main surface of the substrate, each of the plurality of trench portions has a shape of an aperture elongated in a first direction.

5. The capacitor according to claim 4 , further comprising a bonding wire electrically connected to the bonding pad.

6. The capacitor according to claim 5 , wherein, in the plan view from the direction normal to the first main surface of the substrate, the plurality of trench portions are arranged in first regions disposed along a first direction in which the bonding wire extends and second regions disposed along a second direction such that a first aperture area density of the first regions is smaller than a second aperture area density of the second regions, the first regions and the second regions being located in a peripheral region of the bonding pad, and the first direction and the second direction intersecting each other.

7. The capacitor according to claim 6 , wherein a number of the trench portions in each of the first regions is less than a number of the trench portions in each of the second regions.

8. The capacitor according to claim 6 , wherein a size of each of the trench portions in the first regions is smaller than a size of each of the trench portions in the second regions.

9. The capacitor according to claim 6 , wherein, in the plan view, the trench portions in each of the first regions are arranged such that an aperture area density thereof decreases as a distance from the bonding pad decreases.

10. The capacitor according to claim 6 , wherein, in the plan view, the plurality of trench portions are located in a region overlapping the bonding pad.

11. The capacitor according to claim 4 , wherein the bonding pad has a thermal expansion coefficient that is larger in the first direction than in a second direction, the first direction and the second direction intersecting each other.

12. The capacitor according to claim 4 , wherein the dielectric film includes:

a first dielectric layer adjacent the first main surface of the substrate and bottom surfaces and inner surfaces of the trench portions; and

a second dielectric layer on the first dielectric layer,

wherein one of the first dielectric layer and the second dielectric layer is made of a material having a compressive stress and the other is made of a material having a tensile stress.

13. A capacitor comprising:

a substrate having a first main surface and a second main surface that are opposite to each other, and a plurality of trench portions on the first main surface;

a dielectric film adjacent the first main surface of the substrate and extending into interiors of the plurality of trench portions;

a conductor film on the dielectric film and extending into the interiors of the plurality of trench portions; and

a bonding pad electrically connected to the conductor film; and

a bonding wire electrically connected to the bonding pad,

wherein, in a plan view from a direction normal to the first main surface of the substrate, the plurality of trench portions are arranged in first regions disposed along a first direction in which the bonding wire extends and second regions disposed along a second direction such that a first aperture area density of the first regions is smaller than a second aperture area density of the second regions, the first regions and the second regions being located in a peripheral region of the bonding pad, and the first direction and the second direction intersecting each other.

14. The capacitor according to claim 13 , wherein a number of trench portions in each of the first regions is less than a number of trench portions in each of the second regions.

15. The capacitor according to claim 13 , wherein a size of each of the trench portions in the first regions is smaller than a size of each of the trench portions in the second regions.

16. The capacitor according to claim 13 , wherein, in the plan view, the trench portions in each of the first regions are arranged such that an aperture area density thereof decreases as a distance from the bonding pad decreases.

17. The capacitor according to claim 13 , wherein, in the plan view, the plurality of trench portions are located in a region overlapping the bonding pad.

18. The capacitor according to claim 13 , wherein the bonding pad has a thermal expansion coefficient that is larger in the first direction than in the second direction.

19. The capacitor according to claim 13 , wherein the dielectric film includes:

a first dielectric layer adjacent the first main surface of the substrate and bottom surfaces and inner surfaces of the trench portions; and

a second dielectric layer on the first dielectric layer,

wherein one of the first dielectric layer and the second dielectric layer is made of a material having a compressive stress and the other is made of a material having a tensile stress.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 10, 2019
From: TAKEUCHI, MASAKI; ASHIMINE, TOMOYUKI
To: MURATA MANUFACTURING CO., LTD.
Reel/Frame 051233/0064 →
Priority Claims (1)
JP 2017-178826 · Sep 19, 2017 · national
Continuity (2)
Continuation PCTJP2018032218 · Aug 30, 2018
Related Publication 20200119137A1 · Apr 16, 2020
Cited By (1)
US 12,490,442