IP Library › Granted Patent US 10,957,770
Granted Patent B2
US 10,957,770 · App. 16/304,770 · Granted Mar 23, 2021

Method for manufacturing compound semiconductor device

Inventor: Hajime Sasaki (Tokyo, JP)
Assignee: Mitsubishi Electric Corporation
H01L29/402H01L29/66462H01L29/7786H01L29/2003
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,957,770
App. No.
16/304,770
Granted
Mar 23, 2021
Kind
B2
Abstract

A semiconductor layer ( 2,3 ) is provided on a substrate ( 1 ). A gate electrode ( 4 ), a source electrode ( 5 ) and a drain electrode ( 6 ) are provided on the semiconductor layer ( 3 ). A first passivation film ( 7 ) covers the gate electrode ( 4 ) and the semiconductor layer ( 3 ). A source field plate ( 9 ) is provided on the first passivation film ( 7 ), and extends from the source electrode ( 5 ) to a space between the gate electrode ( 4 ) and the drain electrode ( 6 ). A second passivation film ( 10 ) covers the first passivation film ( 7 ) and the source field plate ( 9 ). An end portion on the drain electrode ( 6 ) side of the source field plate ( 9 ) is curved to be rounded.

Claims (8)

1. A method for manufacturing a compound semiconductor device comprising:

forming a semiconductor layer on a substrate;

forming a gate electrode, a source electrode and a drain electrode on the semiconductor layer;

forming a first passivation film covering the gate electrode and the semiconductor layer;

forming a resist extending from the drain electrode to a space between the gate electrode and the drain electrode on the first passivation film;

forming a conductive film on the first passivation film and the resist;

removing the resist and the conductive film on the resist to form a source field plate; and

forming a second passivation film covering the first passivation film and the source field plate, wherein when the resist is formed, a heat treatment is performed to shrink the resist so that a side surface of the resist is thermally drooped in a concave shape.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 27, 2018
From: SASAKI, HAJIME
To: MITSUBISHI ELECTRIC CORPORATION
Reel/Frame 047590/0049 →
Priority Claims (1)
JP 2016-208085 · Oct 24, 2016 · national
Continuity (1)
Related Publication 20200295144A1 · Sep 17, 2020